전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AM1808AZCE4 데이터시트(PDF) 107 Page - Texas Instruments

부품명 AM1808AZCE4
상세설명  AM1808 ARM Microprocessor
PDF  264 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

AM1808AZCE4 데이터시트(HTML) 107 Page - Texas Instruments

Back Button AM1808AZCE4 Datasheet HTML 103Page - Texas Instruments AM1808AZCE4 Datasheet HTML 104Page - Texas Instruments AM1808AZCE4 Datasheet HTML 105Page - Texas Instruments AM1808AZCE4 Datasheet HTML 106Page - Texas Instruments AM1808AZCE4 Datasheet HTML 107Page - Texas Instruments AM1808AZCE4 Datasheet HTML 108Page - Texas Instruments AM1808AZCE4 Datasheet HTML 109Page - Texas Instruments AM1808AZCE4 Datasheet HTML 110Page - Texas Instruments AM1808AZCE4 Datasheet HTML 111Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 264 page
background image
AM1808
www.ti.com
SPRS653 – FEBRUARY 2010
6.11 DDR2/mDDR Controller
The DDR2/mDDR Memory Controller is a dedicated interface to DDR2/mDDR SDRAM. It supports
JESD79-2A standard compliant DDR2 SDRAM devices and compliant Mobile DDR SDRAM devices.
The DDR2/mDDR Memory Controller support the following features:
•
JESD79-2A standard compliant DDR2 SDRAM
•
Mobile DDR SDRAM
•
512 MByte memory space for DDR2
•
256 MByte memory space for mDDR
•
CAS latencies:
–
DDR2: 2, 3, 4 and 5
–
mDDR: 2 and 3
•
Internal banks:
–
DDR2: 1, 2, 4 and 8
–
mDDR:1, 2 and 4
•
Burst length: 8
•
Burst type: sequential
•
1 chip select (CS) signal
•
Page sizes: 256, 512, 1024 and 2048
•
SDRAM autoinitialization
•
Self-refresh mode
•
Partial array self-refresh (for mDDR)
•
Power down mode
•
Prioritized refresh
•
Programmable refresh rate and backlog counter
•
Programmable timing parameters
•
Little endian
6.11.1 DDR2/mDDR Memory Controller Electrical Data/Timing
Table 6-23. Switching Characteristics Over Recommended Operating Conditions for DDR2/mDDR
Memory Controller
No.
PARAMETER
1.3V
1.2V
1.1V
1.0V
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
72 degree DLL
125
150
125
150
125
150
—(1)
—(1)
configuration
DDR2
90 degree DLL
Cycle time,
125
150
125
150
125
150
—(1)
—(1)
configuration
DDR_CLKP
1
tc(DDR_CLK)
MHz
/
72 degree DLL
90
150
90
133
75
133
65
133
DDR_CLKN
configuration
mDDR
90 degree DLL
105
133
105
133
100
133
95
133
configuration
(1)
DDR2 is not supported at this voltage operating point.
Copyright © 2010, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
107
Submit Documentation Feedback
Product Folder Link(s): AM1808



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com