전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADS5400IPZP 데이터시트(PDF) 20 Page - Texas Instruments

Click here to check the latest version.
부품명 ADS5400IPZP
상세설명  12-Bit, 1-GSPS Analog-to-Digital Converter
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

ADS5400IPZP 데이터시트(HTML) 20 Page - Texas Instruments

Back Button ADS5400IPZP Datasheet HTML 16Page - Texas Instruments ADS5400IPZP Datasheet HTML 17Page - Texas Instruments ADS5400IPZP Datasheet HTML 18Page - Texas Instruments ADS5400IPZP Datasheet HTML 19Page - Texas Instruments ADS5400IPZP Datasheet HTML 20Page - Texas Instruments ADS5400IPZP Datasheet HTML 21Page - Texas Instruments ADS5400IPZP Datasheet HTML 22Page - Texas Instruments ADS5400IPZP Datasheet HTML 23Page - Texas Instruments ADS5400IPZP Datasheet HTML 24Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 48 page
background image
ADS5400
SLAS611B – OCT 2009 – REVISED MARCH 2010
www.ti.com
Table 8. Serial Register 0x02 (Read or Write)
Address (hex)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Single or
0x02
Coarse Clock Phase Adjustment bits<4:0>
0
Clock Divider
Dual Bus
Defaults
0
0
0
0
0
0
0
0
BIT <0>
Single or Dual Bus Output Selection
0
dual bus output (A and B)
1
single bus output (A)
BIT <1>
Output Clock Divider
0
CLKOUT equals CLKIN divide by 4 (not available in single bus mode)
1
CLKOUT equals CLKIN divide by 2
BIT <2>
RESERVED
0
set to 0 if writing this register
1
do not set to 1
BIT <7:3>
Input Clock Coarse Phase Adjustment
Use as a coarse adjustment of input clock phase. The 5-bit adjustment
provides a step size of ~2.4ps across a range from code 00000 = 0 ps
to code 11111 = 73ps.
Table 9. Serial Register 0x03 (Read or Write)
Address (hex)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Analog Offset
0x03
Fine Clock Phase Adjustment bits<5:0>
0
bit<8>
Defaults
0
0
0
0
0
0
0
factory set
BIT <0>
Analog Offset control (most significant bit of 9-bit word)
All 9-bits in this adjustment in address 0x03 and 0x04 set to 0 0000
0000 = -30mV (TBD)
All 9-bits in this adjustment in address 0x03 and 0x04 set to 1 1111
1111 = +30mV (TBD)
Step adjustment resolution is 120µV (or 1/4 LSB). Adjustments can be
used for calibration of analog signal path offset (for instance offset
error induced outside of the ADC) or to match multiple ADC offsets.
The default setting for this register is factory set to provide ~0mV of
ADC offset in the output codes and is unique for each device.
BIT <1>
RESERVED
0
set to 0 if writing this register
1
do not set to 1
BIT <7:2>
Fine Clock Phase Adjustment
Use as a fine adjustment of the input clock phase. The 6-bit
adjustment provides a step resolution of ~116fs across a range from
code 000000 = 0ps to code 111111 = 7.4ps. Can be used in conjuction
with Coarse Clock Phase Adjustment in address 0x02.
20
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS5400



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com