| 전자부품 데이터시트 검색엔진 |
|
WM2614CDT 데이터시트(PDF) 9 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM2614CDT 데이터시트(HTML) 9 Page - Wolfson Microelectronics plc |
|
9 / 10 page ![]() Production Data Rev 1.0 WM2614 WOLFSON MICROELECTRONICS LTD Production Data Rev 1.0 June 1999 9 SERIAL INTERFACE Explanation of data transfer: First, the device has to be enabled with NCS set to low. Then, a falling edge of FS starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred, the next rising edge on SCLK or FS causes the content of the shift register to be moved to the DAC holding latch. If NLDAC is low, the DAC latch will also updated immediately. The serial interface of the device can be used in two basic modes: • four wire (with chip select) • three wire (without chip select) Using chip select (four wire mode), it is possible to have more than one device connected to the serial port of the data source (DSP or microcontroller). If there is no need to have more than one device on the serial bus, then NCS can be tied low. SERIAL CLOCK AND UPDATE RATE Figure 1 shows the device timing. The maximum serial rate is: fSCLKmax = MHz 20 t t 1 min WCL min WCH = + The digital update rate is limited to an 800ns period, or 1.25MHz frequency. However, the DAC settling time to 12 bits limits the update rate for large input step transitions. SOFTWARE CONFIGURATION OPTIONS The 16 bits of data can be transferred with the sequence shown in Table 2. D11-D0 contains the 12-bit data word. D15-D12 hold the programmable options. D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 A1 A0 PWR SPD New DAC value (12 bits) Table 2 Register Map DAC ADDRESSING A particular DAC (A, B, C, D) within the device is selected by A1 and A0 within the input word. A1 A0 DAC ADDRESS 0 0 DAC A 0 1 DAC B 1 0 DAC C 1 1 DAC D PROGRAMMABLE SETTLING TIME Settling time is a software selectable 12 µs or 4µs, typical to within ±0.5LSB of final value. This is controlled by the value of D12 and associated DAC address. A ONE defines a settling time of 4 µs, a ZERO defines a settling time of 12 µs for that DAC. PROGRAMMABLE POWER DOWN The power down function is controlled by D13. A ZERO configures that DAC as active, a ONE configures that DAC into power down mode. When the power down function is released the device reverts to the DAC code set prior to power down. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |