| 전자부품 데이터시트 검색엔진 |
|
WM5615IP 데이터시트(PDF) 7 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM5615IP 데이터시트(HTML) 7 Page - Wolfson Microelectronics plc |
|
7 / 12 page ![]() Wolfson Microelectronics 7 WM5615 Pin Description PIN NAME FUNCTION 1 DIN Serial data input. 2 SCLK Serial clock input. 3 CS Chip select, active low. 4 DOUT Serial data output for daisy- chaining. 5 AGND Analogue ground. 6 REFIN Reference input. 7 VOUT DAC output. 8 VDD Positive power supply. Timing Diagram Detailed Description General Function The WM5615 uses a resistor string network buffered with a single-supply CMOS op amp in a fixed gain of x2 to convert 10-bit digital data to analogue voltage levels (see Block Diagram). The topology of the WM5615 makes the output the same polarity as the reference input (see Ta- ble 1). An internal reset circuit forces the DAC register to reset to all 0s on power-up. VOUT R + VDD AGND 0.1µF DOUT DIN SCLK - R +5V CS REFIN Figure 1 - Typical Operating Circuit th(CSHO) tsu(CSS) th(CSH1) th(DH) tsu(DS) DIN DOUT SCLK CS tw(CH) tw(CL) tw(CS) tsu(CS1) tpd(DOUT) Previous LSB NOTES: A. The input clock, applied at the SCLK terminal, should be inhibited low when CS is high to minimise clock feedthrough. B. Data input from preceeding conversion cycle. C. Sixteenth SCLK falling edge. See note A See note C See note B + - |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |