| 전자부품 데이터시트 검색엔진 |
|
WM8191 데이터시트(PDF) 7 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8191 데이터시트(HTML) 7 Page - Wolfson Microelectronics plc |
|
7 / 27 page ![]() Advanced Information WM8191 WOLFSON MICROELECTRONICS LTD AI Rev 3.1 April 2001 7 INPUT VIDEO SAMPLING MCLK VSMP INPUT VIDEO t PER t MCLKH t MCLKL t VSMPSU t VSMPH t VSU t VH t RSU t RH Figure 1 Input Video Timing Test Conditions AVDD1 = AVDD2 = DVDD1 = 4.75 to 5.25V, DVDD2 = DVDD3 = 2.97 to 3.63V, AGND = DGND = 0V, TA = 0 to 70 °C, MCLK = 12MHz unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS MCLK period tPER 83.3 ns MCLK high period tMCLKH 37.5 ns MCLK low period tMCLKL 37.5 ns VSMP set-up time tVSMPSU 10 ns VSMP hold time tVSMPH 5ns Video level set-up time tVSU 15 ns Video level hold time tVH 5ns Reset level set-up time tRSU 15 ns Reset level hold time tRH 5ns Notes: 1. tVSU and tRSU denote the set-up time required after the input video signal has settled. 2. Parameters are measured at 50% of the rising/falling edge. OUTPUT DATA TIMING MCLK OP[13:0] t PD Figure 2 Output Data Timing |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |