recommended. A second Vcc comparator, the ADC

UVLO comparator, prevents the ADC from converting

until there is sufficient headroom (Vcc = 2.8V typical).

Power-Up Defaults:

mote Receive Byte queries.

limits, respectively

Thermal Shutdown Signal

When the temperature of DX1 reaches or exceeds the

Tcrit1 threshold consecutively for the times equal to

the number of faults of the FQ_TH_SHUT registers,

TH_SHUT pin becomes logic high. The same mecha-

nism is duplicated for DX2. There fore, either one of

DX1, DX2 continuously over their respective Tcrit, the

TH_SHUT will assert logic high to indicate a thermal

shutdown event.

Figure 6. SMBus Write Timing Diagram

A = start condition

H = LSB of data clocked into slave

B = MSB of address clocked into slave

I = slave pulls SMBDATA line low

C = LSB of address clocked into slave

J = acknowledge clocked into master

D = R / W bit clocked into slave

K = acknowledge clocked pulse

E = slave pulls SMB Data line low

L = stop condition data executed by slave

F = acknowledge bit clocked into master

M = new start condition

G = MSB of data clocked into slave

Figure 7. SMBus Read Timing Diagram

A = start condition

G = MSB of data clocked into master

B = MSB of address clocked into slave

H = LSB of data clocked into master

C = LSB of address clocked into slave

I = acknowledge clocked pulse

D = R / W bit clocked into slave

J = stop condition

E = slave pulls SMBDATA line low

K= new start condition

F =acknowledge bit clocked into master

SMBCLK

SMBDATA

A

B

C

D

E F

G

H

I

J

K

L

M

t

SU:STA

t

HD:STA

t

SU :DAT

t

HD:DAT

t

SU:STO

t

BUF

t

LOW

t

HIGH

SMBCLK

SMBDATA

A

B

C

D

E F

G

H

I

J

K

t

SU:STA

t

HD :STA

t

SU:DAT

t

SU:STO

t

BUF

t

LOW

t

HIGH

SMBCLK

SMBDATA

A

B

C

D

E F

G

H

I

J

K

t

SU:STA

t

HD :STA

t

SU:DAT

t

SU:STO

t

BUF

t

LOW

t

HIGH

www.SiliconStandard.com

15 of 16

SS8017

Rev.2.01 6/06/2003