PAM1707BZKB4 datasheet(32/198 Pages) TI

32 / 198 page

AM1707

SPRS637A – FEBRUARY 2010 – REVISED APRIL 2010

www.ti.com

3.6.19

Liquid Crystal Display Controller(LCD)

Table 3-21. Liquid Crystal Display Controller (LCD) Terminal Functions

PIN No.

SIGNAL NAME

TYPE(1)

PULL(2)

MUXED

DESCRIPTION

ZKB

EMA_D[15]/UHPI_HD[15]/LCD_D [15]/GP0[15]

M16

I/O

IPD

EMA_D[14]/UHPI_HD[14]/LCD_D[14]/GP0[14]

N14

I/O

IPD

EMA_D[13]/UHPI_HD[13]/LCD_D[13]/GP0[13]

N16

I/O

IPD

EMA_D[12]/UHPI_HD[12]/LCD_D[12]/GP0[12]

P14

I/O

IPD

EMIFA, UHPI,

GPIO

EMA_D[11]/UHPI_HD[11]/LCD_D[11 ]/GP0[11]

P16

I/O

IPD

EMA_D[10]/UHPI_HD[10]/LCD_D[10]/GP0[10]

R14

I/O

IPD

LCD data bus.

EMA_D[9]/UHPI_HD[9]/LCD_D[9]/GP0[9]

T14

I/O

IPD

EMA_D[8]/UHPI_HD[8]/LCD_D[8]/GP0[8]

N12

I/O

IPD

EMA_A[0]/LCD_D[7]/GP1[0]

I/O

IPD

EMIFA, GPIO

EMA_A[3]/LCD_D[6]/GP1[3]

I/O

IPD

EMIFA, UHPI,

EMA_BA[1]/LCD_D[5]/UHPI_HHWIL/GP1[13]

I/O

IPU

GPIO

EMA_BA[0]/LCD_D[4]/GP1[14]

I/O

IPU

EMA_A[4]/LCD_D[3]/GP1[4]

T10

I/O

IPD

EMA_A[5]/LCD_D[2]/GP1[5]

R10

I/O

IPD

LCD data bus.

EMA_A[6]/LCD_D[1]/GP1[6]

P10

I/O

IPD

EMA_A[7]/LCD_D[0]/GP1[7]

N10

I/O

IPD

EMIFA, GPIO

EMA_A[8]/LCD_PCLK/GP1[8]

T11

IPU

LCD pixel clock.

EMA_A[9]/LCD_HSYNC/GP1[9]

R11

IPU

LCD horizontal sync.

EMA_A[10]/LCD_VSYNC/GP1[10]

IPU

LCD vertical sync.

LCD AC bias enable

EMA_A[11]/ LCD_AC_ENB_CS /GP1[11]

P11

IPU

chip select.

EMA_A[12]/LCD_MCLK/GP1[12]

N11

IPU

LCD memory clock.

(1)

I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.

Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name

highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured

function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different

types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.

(2)

IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.6.20 Reserved and No Connect

Table 3-22. Reserved and No Connect Terminal Functions

PIN No.

SIGNAL NAME

TYPE(1)

DESCRIPTION

ZKB

RSV1

PWR

Reserved. (Leave unconnected, do not connect to power or ground.)

Reserved. For proper device operation, this pin must be tied directly to

RSV2

PWR

CVDD.

No Connect (leave unconnected)

(1)

PWR = Supply voltage.

Device Overview

Submit Documentation Feedback

Product Folder Link(s): AM1707

PAM1707BZKB4 데이터시트(PDF) 32 Page - Texas Instruments

PAM1707BZKB4 데이터시트(HTML) 32 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL