전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

CS61884 데이터시트(PDF) 35 Page - Cirrus Logic

부품명 CS61884
상세설명  Octal T1/E1/J1 Line Interface Unit
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS61884 데이터시트(HTML) 35 Page - Cirrus Logic

Back Button CS61884 Datasheet HTML 31Page - Cirrus Logic CS61884 Datasheet HTML 32Page - Cirrus Logic CS61884 Datasheet HTML 33Page - Cirrus Logic CS61884 Datasheet HTML 34Page - Cirrus Logic CS61884 Datasheet HTML 35Page - Cirrus Logic CS61884 Datasheet HTML 36Page - Cirrus Logic CS61884 Datasheet HTML 37Page - Cirrus Logic CS61884 Datasheet HTML 38Page - Cirrus Logic CS61884 Datasheet HTML 39Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 71 page
background image
CS61884
DS485F1
35
14. REGISTER DESCRIPTIONS
14.1 Revision/IDcode Register (00h)
14.2 Analog Loopback Register (01h)
14.3 Remote Loopback Register (02h)
14.4 TAOS Enable Register (03h)
14.5 LOS Status Register (04h)
14.6 DFM Status Register (05h)
BIT
NAME
Description
[7:4]
REVI 7-4 Bits [7:4] are taken from the least-significant nibble of the Device IDCode, which are 0100.
(Refer to Device ID Register (IDR) (See Section 16.3 on page 48).
[3:0]
REVI 3-0
Bits [3:0] are the revision bits from the JTAG IDCODE register, CS61884 Revision A = 0000.
These bits are subject to change with the revision of the device (Refer to Device ID Register
(IDR) (See Section 16.3 on page 48).
BIT
NAME
Description
[7:0]
ALBK 7-0
Enables analog loopbacks. A “1” in bit n enables the loopback for channel n. Refer to Analog
Loopback (See Section 12.2 on page 29) for a complete explanation. Register bits default
to 00h after power-up or reset.
BIT
NAME
Description
[7:0]
RLBK 7-0
Enables remote loopbacks. A “1” in bit n enables the loopback for channel n. Refer to
Remote Loopback (See Section 12.4 on page 30) for a complete explanation. Register bits
default to 00h after power-up or reset.
BIT
NAME
Description
[7:0]
TAOE 7-0 A “1” in bit n of this register turns on the TAOS generator in channel n. Register bits default
to 00h after power-up or reset.
BIT
NAME
Description
[7:0]
LOSS 7-0 Register bit n is read as “1” when LOS is detected on channel n. Register bits default to
00h after power-up or reset.
BIT
NAME
Description
[7:0]
DFMS 7-0 Driver Failure Monitor. The DFM will set bit n to “1” when it detects a short circuit in channel
n. Register bits default to 00h after power-up or reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com