| 전자부품 데이터시트 검색엔진 |
|
CS49310 데이터시트(PDF) 20 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS49310 데이터시트(HTML) 20 Page - Cirrus Logic |
|
20 / 90 page ![]() CS49300 Family DSP 20 DS339F7 1.13. Switching Characteristics — Serial Bursty Data Input (VA, VD[3:1] = 2.5 V ±5%; Inputs: Logic 0 = DGND, Logic 1 = VD, CL = 20 pF) Notes: 1. CMPREQ signal is asynchronous to CLKIN and can change at any time relative to CLKIN. Parameter Symbol Min Max Unit Serial compressed data clock CMPCLK period Tcmpclk -27 MHz CMPDAT setup before CMPCLK high Tcmpsu 5- ns CMPDAT hold after CMPCLK high Tcmphld 3- ns Delay from falling edge of CMPREQ to CMPCLK rising edge Treqclk 0- ns Tcmpsu Tcmpclk Tcmphld CMPREQ CMPCLK CMPDAT Treqclk Figure 10. Serial Compressed Data Timing |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |