AD7626_09 datasheet(5/28 Pages) AD

5 / 28 page

AD7626

Rev. A | Page 5 of

TIMING SPECIFICATIONS

VDD1 = 5 V; VDD2 = 2.5 V; VIO = 2.37 V to 2.63 V; REF = 4.096 V; all specifications TMIN to TMAX, unless otherwise noted.

Table 3.

Parameter

Symbol

Min

Typ

Max

Unit

Time Between Conversions1

tCYC

100

10,000

CNV High Time

tCNVH

CNV to D (MSB) Ready

tMSB

100

CNV to Last CLK (LSB) Delay

tCLKL

CLK Period2

tCLK

3.33

(tCYC − tMSB + tCLKL)/n

CLK Frequency

fCLK

250

300

MHz

CLK to DCO Delay (Echoed-Clock Mode)

tDCO

DCO to D Delay (Echoed-Clock Mode)

CLK to D Delay

tCLKD

1 The maximum time between conversions is 10,000 ns. If CNV± is left idle for a time greater than the maximum value of tCYC, the subsequent conversion result is invalid.

2 For the maximum CLK period, the window available to read data is tCYC − tMSB + tCLKL. Divide this time by the number of bits (n) to be read giving the maximum CLK±

frequency that can be used for a given conversion CNV frequency. In echoed-clock interface mode, n = 16; in self-clocked interface mode, n = 18.

AD7626 데이터시트(PDF) 5 Page - Analog Devices

AD7626 데이터시트(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

데이터시트 다운로드

링크 URL