전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

P89LPC9321 데이터시트(PDF) 45 Page - NXP Semiconductors

부품명 P89LPC9321
상세설명  8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable flash with 512-byte data EEPROM
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

P89LPC9321 데이터시트(HTML) 45 Page - NXP Semiconductors

Back Button P89LPC9321 Datasheet HTML 41Page - NXP Semiconductors P89LPC9321 Datasheet HTML 42Page - NXP Semiconductors P89LPC9321 Datasheet HTML 43Page - NXP Semiconductors P89LPC9321 Datasheet HTML 44Page - NXP Semiconductors P89LPC9321 Datasheet HTML 45Page - NXP Semiconductors P89LPC9321 Datasheet HTML 46Page - NXP Semiconductors P89LPC9321 Datasheet HTML 47Page - NXP Semiconductors P89LPC9321 Datasheet HTML 48Page - NXP Semiconductors P89LPC9321 Datasheet HTML 49Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 70 page
background image
P89LPC9321_1
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 — 9 December 2008
45 of 70
NXP Semiconductors
P89LPC9321
8-bit microcontroller with accelerated two-clock 80C51 core
7.29 Additional features
7.29.1 Software reset
The SRST bit in AUXR1 gives software the opportunity to reset the processor completely,
as if an external reset or watchdog reset had occurred. Care should be taken when writing
to AUXR1 to avoid accidental software resets.
7.29.2 Dual data pointers
The dual Data Pointers (DPTR) provides two different Data Pointers to specify the address
used with certain instructions. The DPS bit in the AUXR1 register selects one of the two
Data Pointers. Bit 2 of AUXR1 is permanently wired as a logic 0 so that the DPS bit may
be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register,
without the possibility of inadvertently altering other bits in the register.
7.29.3 Data EEPROM
The P89LPC9321 has 512 bytes of on-chip Data EEPROM. The Data EEPROM is SFR
based, byte readable, byte writable, and erasable (via row fill and sector fill). The user can
read, write and fill the memory via SFRs and one interrupt. This Data EEPROM provides
100,000 minimum erase/program cycles for each byte.
• Byte mode: In this mode, data can be read and written one byte at a time.
• Row fill: In this mode, the addressed row (64 bytes) is filled with a single value. The
entire row can be erased by writing 00H.
• Sector fill: In this mode, all 512 bytes are filled with a single value. The entire sector
can be erased by writing 00H.
(1) Watchdog reset can also be caused by an invalid feed sequence, or by writing to WDCON not immediately followed by a feed
sequence.
Fig 20. Watchdog timer in Watchdog mode (WDTE = 1)
PRE2
PRE1
PRE0
-
-
WDRUN
WDTOF
WDCLK
WDCON (A7H)
SHADOW REGISTER
PRESCALER
002aae015
8-BIT DOWN
COUNTER
WDL (C1H)
watchdog
oscillator
external
crystal
oscillator
PCLK
XTALWD
÷32
0
1
0
1
MOV WFEED1, #0A5H
MOV WFEED2, #05AH
reset(1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com