| 전자부품 데이터시트 검색엔진 |
|
PBLS4002D 데이터시트(PDF) 3 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PBLS4002D 데이터시트(HTML) 3 Page - NXP Semiconductors |
|
3 / 15 page ![]() PBLS4002D_3 © NXP B.V. 2009. All rights reserved. Product data sheet Rev. 03 — 5 January 2009 3 of 15 NXP Semiconductors PBLS4002D 40 V PNP BISS loadswitch [1] Device mounted on an FR4 (PCB), single-sided copper, tin-plated and standard footprint. [2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm2. [3] Device mounted on a ceramic PCB, Al2O3, standard footprint. Ptot total power dissipation Tamb ≤ 25 °C [1] - 250 mW [2] - 350 mW [3] - 400 mW TR2; NPN resistor-equipped transistor VCBO collector-base voltage open emitter - 50 V VCEO collector-emitter voltage open base - 50 V VEBO emitter-base voltage open collector - 10 V VI input voltage positive - +30 V negative - −10 V IO output current - 100 mA ICM peak collector current single pulse; tp ≤ 1 ms - 100 mA Ptot total power dissipation Tamb ≤ 25 °C - 200 mW Per device Ptot total power dissipation [1] - 400 mW [2] - 530 mW [3] - 600 mW Tj junction temperature - 150 °C Tamb ambient temperature −65 +150 °C Tstg storage temperature −65 +150 °C Table 5. Limiting values …continued In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter Conditions Min Max Unit |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |