STM6600ES24DM6F datasheet(24/51 Pages) STMICROELECTRONICS

부품명	STM6600ES24DM6F

상세설명	Smart push-button on/off controller with Smart ResetTM and power-on lockout

PDF	51 Pages

Scroll/Zoom	100%

제조업체	STMICROELECTRONICS [STMicroelectronics]

홈페이지	http://www.st.com

Logo

24 / 51 page

Waveforms

STM6600 - STM6601

24/51

Doc ID 15453 Rev 7

Figure 18.

Long push (option with RST assertion)

tSRD period is set by external capacitor CSRD.

PB ignored during tINT_Min.

PSHOLD signal is ignored during tON_BLANK. Its level is checked after tON_BLANK expires and if it is high the EN signal

remains asserted, otherwise EN goes low.

Internal pull-down resistor 300 k

Ω is connected to PS

HOLD input during startup when device is reset.

internal pull-down resistor

connected to PS

HOLD

input

HOLD

ignored

PB status

ignored

tON_BLANK

tSRD

(1)

set by CSRD

VCC undervoltage detection status ignored

HOLD

(3, 4)

INT

(2)

RST

Push-button pressed

and PB connected to

GND

tDEBOUNCE

tREC

Push-button held even

after tSRD expires

therefore RST is asserted

INT can go high, if PB goes high,

but system freezes and processor

won’t respond

if system freezes, processor won’t

respond to any INT status change

t INT_Min

tDEBOUNCE

After tON_BLANK

PB is monitored

for falling edge

ON_BLANK expires

HOLD

state detected as high

therefore EN remains high

(valid for STM6600 and STM6601)

AM00252v2

Note: EN is high.

STM6600ES24DM6F 데이터시트(PDF) 24 Page - STMicroelectronics

STM6600ES24DM6F 데이터시트(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

데이터시트 다운로드

링크 URL