| 전자부품 데이터시트 검색엔진 |
|
24LC1025-E/P 데이터시트(PDF) 5 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
24LC1025-E/P 데이터시트(HTML) 5 Page - Microchip Technology |
|
5 / 26 page ![]() 2010 Microchip Technology Inc. DS21941G-page 5 24AA1025/24LC1025/24FC1025 2.0 PIN DESCRIPTIONS The descriptions of the pins are listed in Table 2-1. TABLE 2-1: PIN FUNCTION TABLE 2.1 A0, A1 Chip Address Inputs The A0 and A1 inputs are used by the 24XX1025 for multiple device operations. The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the comparison is true. Up to four devices may be connected to the same bus by using different Chip Select bit combinations. In most applications, the chip address inputs A0 and A1 are hard-wired to logic ‘0’ or logic ‘1’. For applications in which these pins are controlled by a microcontroller or other programmable device, the chip address pins must be driven to logic ‘0’ or logic ‘1’ before normal device operation can proceed. 2.2 A2 Chip Address Input The A2 input is non-configurable Chip Select. This pin must be tied to VCC in order for this device to operate. 2.3 Serial Data (SDA) This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open- drain terminal, therefore, the SDA bus requires a pull- up resistor to VCC (typical 10 k for 100kHz, 2kfor 400 kHz and 1 MHz). For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions. 2.4 Serial Clock (SCL) This input is used to synchronize the data transfer from and to the device. 2.5 Write-Protect (WP) This pin must be connected to either VSS or VCC. If tied to VSS, write operations are enabled. If tied to VCC, write operations are inhibited, but read operations are not affected. Name PDIP SOIJ SOIC Function A0 1 1 1 User Configurable Chip Select A1 2 2 2 User Configurable Chip Select A2 3 3 3 Non-Configurable Chip Select. This pin must be hard- wired to logical 1 state (VCC). Device will not operate with this pin left floating or held to logical 0 (VSS). VSS 44 4 Ground SDA 5 5 5 Serial Data SCL 6 6 6 Serial Clock WP 7 7 7 Write-Protect Input VCC 8 8 8 +1.7 to 5.5V (24AA1025) +2.5 to 5.5V (24LC1025) +1.8 to 5.5V (24FC1025) |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |