전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

EM357-RTR 데이터시트(PDF) 187 Page - List of Unclassifed Manufacturers

부품명 EM357-RTR
상세설명  High-Performance, Integrated ZigBee/802.15.4 System-on-Chip
PDF  240 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC2 [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC2 - List of Unclassifed Manufacturers

EM357-RTR 데이터시트(HTML) 187 Page - List of Unclassifed Manufacturers

Back Button EM357-RTR Datasheet HTML 183Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 184Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 185Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 186Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 187Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 188Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 189Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 190Page - List of Unclassifed Manufacturers EM357-RTR Datasheet HTML 191Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 187 / 240 page
background image
EM351 / EM357
10-12
120-035X-000D
Preliminary
Parameter
Min.
Typ.
Max.
Units
VREF load capacitance
10
nF
External VREF voltage range
1.1
1.2
1.3
V
External VREF input impedance
1
MΩ
Minimum input voltage
Input buffer disabled
Input buffer enabled
0
0.1
V
Maximum input voltage
Input buffer disabled
Input buffer enabled
VREF
VDD_PADS - 0.1
V
Single-ended signal range
Input buffer disabled
Input buffer enabled
0
0.1
VREF
VDD_PADS – 0.1
V
Differential signal range
Input buffer disabled
Input buffer enabled
-VREF
-VDD_PADS + 0.1
+VREF
+VDD_PADS - 0.1
V
Common mode range
Input buffer disabled
Input buffer enabled
0
VDD_PADS/2
VREF
V
Input referred ADC offset
-10
10
mV
Input Impedance
1 MHz sample clock
6 MHz sample clock
Not sampling
1
0.5
10
MΩ
Note:
The signal-ended ADC measurements are limited in their range and only guaranteed for accuracy within
the limits shown in this table. The ADC's internal design allows for measurements outside of this range (±200
mV) when the input buffer is disabled, but the accuracy of such measurements is not guaranteed. The
maximum input voltage is of more interest to the differential sampling where a differential measurement
might be small, but a common mode can push the actual input voltage on one of the signals towards the upper
voltage limit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com