전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8308VMAFDA 데이터시트(PDF) 10 Page - Freescale Semiconductor, Inc

부품명 MPC8308VMAFDA
상세설명  MPC8308 PowerQUICC II Pro Processor Hardware Specification
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8308VMAFDA 데이터시트(HTML) 10 Page - Freescale Semiconductor, Inc

Back Button MPC8308VMAFDA Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8308VMAFDA Datasheet HTML 14Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 88 page
background image
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 1
10
Freescale Semiconductor
DDR2 SDRAM
6
DDR2 SDRAM
This section describes the DC and AC electrical specifications for the DDR2 SDRAM interface. Note that
DDR2 SDRAM is GVDD(typ) = 1.8 V.
6.1
DDR2 SDRAM DC Electrical Characteristics
Table 13 provides the recommended operating conditions for the DDR2 SDRAM component(s) when
GVDD(typ) = 1.8 V.
Table 14 provides the DDR2 capacitance when GV
DD(typ) = 1.8 V.
Table 13. DDR2 SDRAM DC Electrical Characteristics for GVDD(typ) = 1.8 V
Parameter/Condition
Symbol
Min
Max
Unit
Notes
I/O supply voltage
GVDD
1.7
1.9
V
1
I/O reference voltage
MVREF
0.49
× GVDD
0.51
× GVDD
V2
I/O termination voltage
VTT
MVREF –0.04
MVREF + 0.04
V
3
Input high voltage
VIH
MVREF +0.125
GVDD +0.3
V
Input low voltage
VIL
–0.3
MVREF – 0.125
V
Output leakage current
IOZ
–9.9
9.9
μA4
Output high current (VOUT = 1.420 V)
IOH
–13.4
mA
Output low current (VOUT = 0.280 V)
IOL
13.4
mA
Notes:
1. GVDD is expected to be within 50 mV of the DRAM GVDD at all times.
2. MVREF is expected to be equal to 0.5 × GVDD, and to track GVDD DC variations as measured at the receiver.
Peak-to-peak noise on MVREF may not exceed ±2% of the DC value.
3. VTT is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be
equal to MVREF. This rail should track variations in the DC level of MVREF.
4. Output leakage is measured with all outputs disabled, 0 V
VOUT GVDD.
Table 14. DDR2 SDRAM Capacitance for GVDD(typ) = 1.8 V
Parameter/Condition
Symbol
Min
Max
Unit
Notes
Input/output capacitance: DQ, DQS, DQS
CIO
68
pF
1
Delta input/output capacitance: DQ, DQS, DQS
CDIO
—0.5
pF
1
Note:
1. This parameter is sampled. GVDD = 1.8 V ± 0.090 V, f = 1 MHz, TA =25°C, VOUT = GVDD/2, VOUT (peak-to-peak) = 0.2 V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com