 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MPC8308CVMAGDA 데이터시트(PDF) 14 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8308CVMAGDA 데이터시트(HTML) 14 Page - Freescale Semiconductor, Inc |
|
|
14 / 88 page  MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 1 14 Freescale Semiconductor DUART Figure 6 shows the DDR2 SDRAM output timing diagram. Figure 6. DDR2 SDRAM Output Timing Diagram Figure 7 provides the AC test load for the DDR2 bus. Figure 7. DDR2 AC Test Load 7DUART This section describes the DC and AC electrical specifications for the DUART interface. 7.1 DUART DC Electrical Characteristics Table 19 provides the DC electrical characteristics for the DUART interface. Table 19. DUART DC Electrical Characteristics Parameter Symbol Min Max Unit High-level input voltage VIH 2.1 NVDD + 0.3 V Low-level input voltage NVDD VIL –0.3 0.8 V High-level output voltage, IOH = –100 μAVOH NVDD – 0.2 — V ADDR/CMD tDDKHAS ,tDDKHCS tDDKHMH tDDKLDS tDDKHDS MDQ[x]/ MDQS[n] MCK[n] MCK[n] tMCK tDDKLDX tDDKHDX D1 D0 tDDKHAX ,tDDKHCX Write A0 NOOP tDDKHME tDDKHMP MECC[x] Output Z0 = 50 Ω RL = 50 Ω GVDD/2 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
