| 전자부품 데이터시트 검색엔진 |
|
PCA9534A 데이터시트(PDF) 25 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
PCA9534A 데이터시트(HTML) 25 Page - Texas Instruments |
|
25 / 39 page ![]() V CC V POR V PORF Time POR Time PCA9534A www.ti.com SCPS141F – SEPTEMBER 2006 – REVISED JUNE 2010 Figure 20. VPOR Interrupt Requirements The expected performance of the interrupt feature is that INT is to be cleared (de-asserted) when the input register is read or all inputs return to the last read values. INT is also de-asserted when both of the following occur: • The last I2C command byte (register pointer) written was 00h. This generally means the last operation with the device was a read of the input register, but the command byte may have been written with 00h without ever going on to read the Input register. • Any other slave device on the I2C bus acknowledges an address byte with the R/W bit set high. This occurs when reading any other valid device on the bus. In order to prevent INT from de-asserting when another device is read on the I2C bus, the user needs to change the command byte to something other than 00 (hex) after a read operation to the device. Copyright © 2006–2010, Texas Instruments Incorporated Submit Documentation Feedback 25 Product Folder Link(s): PCA9534A |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |