전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

C5EC3EARCH-RM/D 데이터시트(PDF) 52 Page - Freescale Semiconductor, Inc

부품명 C5EC3EARCH-RM/D
상세설명  C-3e NETWORK PROCESSOR SILICON REVISION A1
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

C5EC3EARCH-RM/D 데이터시트(HTML) 52 Page - Freescale Semiconductor, Inc

Back Button C5EC3EARCH-RM/D Datasheet HTML 48Page - Freescale Semiconductor, Inc C5EC3EARCH-RM/D Datasheet HTML 49Page - Freescale Semiconductor, Inc C5EC3EARCH-RM/D Datasheet HTML 50Page - Freescale Semiconductor, Inc C5EC3EARCH-RM/D Datasheet HTML 51Page - Freescale Semiconductor, Inc C5EC3EARCH-RM/D Datasheet HTML 52Page - Freescale Semiconductor, Inc C5EC3EARCH-RM/D Datasheet HTML 53Page - Freescale Semiconductor, Inc C5EC3EARCH-RM/D Datasheet HTML 54Page - Freescale Semiconductor, Inc C5EC3EARCH-RM/D Datasheet HTML 55Page - Freescale Semiconductor, Inc C5EC3EARCH-RM/D Datasheet HTML 56Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 114 page
background image
52
CHAPTER 2: SIGNAL DESCRIPTIONS
C3EN
MRASX
A23
1
LVTTL
O
PD
Command Outputs: MRASX, MCASX, MWEX and
MCSX define the command being entered. MCSX
is considered part of the command code.
MWEX
A22
1
LVTTL
O
PD
Command Outputs: MRASX, MCASX, MWEX and
MCSX define the command being entered. MCSX
is considered part of the command code.
MCSX
A25
1
LVTTL
O
PD
Chip Select: MCSX enables (registered LOW) and
disables (registered HIGH) the command decoder.
All commands are masked when MCSX is
registered HIGH. MCSX provides the external bank
selection on systems with multiple banks. MCSX is
considered part of the command code.
MDQM
MDQML
A20
A21
1
1
LVTTL
LVTTL
O
PD
O
PD
Input/Output Mask: MDQM is an input mask
signal for write accesses and an output enable
signal for read accesses. Input data is masked
when MDQM is sampled HIGH during a WRITE
cycle. The output buffers are placed in a high Z
state (two-clock latency) when MDQM is sampled
HIGH during the READ cycle.
NOTE: MDQML is an identical copy of MDQM
used to drive the loading on SDRAM
configurations with 2 DQM pins.
MDCLK
A26
1
LVTTL
IPD
Clock: MDCLK is driven by the system clock. All
SDRAM input signals are sampled on the positive
edge of the MDCLK. MDCLK also increments the
internal burst counter and controls the output
registers.
TOTAL PINS
160
Table 22 BMU SDRAM Interface Signals (continued)
SIGNAL NAME
PIN #
TOTAL
TYPE
I/O
SIGNAL DESCRIPTION
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com