전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CM1235 데이터시트(PDF) 2 Page - ON Semiconductor

부품명 CM1235
상세설명  Small Footprint PicoGuard XS짰 ESD Clamp Array For High Speed Data Line Protection
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ONSEMI [ON Semiconductor]
홈페이지  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

CM1235 데이터시트(HTML) 2 Page - ON Semiconductor

  CM1235 Datasheet HTML 1Page - ON Semiconductor CM1235 Datasheet HTML 2Page - ON Semiconductor CM1235 Datasheet HTML 3Page - ON Semiconductor CM1235 Datasheet HTML 4Page - ON Semiconductor CM1235 Datasheet HTML 5Page - ON Semiconductor CM1235 Datasheet HTML 6Page - ON Semiconductor CM1235 Datasheet HTML 7Page - ON Semiconductor CM1235 Datasheet HTML 8Page - ON Semiconductor CM1235 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 14 page
background image
CM1235
Rev. 3 | Page 2 of 14 | www.onsemi.com
Block Diagram
*Standard test condition is IEC61000-4-2 level 4 test circuit with each pin subjected to ±8kV contact discharge for 1000 pulses. Discharges are timed at 1 second intervals and all 1000 strikes are completed in one continuous
test run. The part is then subjected to standard production test to verify that all of the tested parameters are within spec after the 1000 strikes.
PicoGuard XS ESD Protection Architecture
Conceptually, an ESD protection device performs the following actions upon an ESD strike discharge into a
protected ASIC (see Figure 1):
1.
When an ESD potential is applied to the system under test (contact or air-discharge), Kirchoff’s Current Law
(KCL) dictates that the Electrical Overstress (EOS) currents will immediately divide throughout the circuit,
based on the dynamic impedance of each path.
2.
Ideally, the classic shunt ESD clamp will switch within 1ns to a low-impedance path and return the majority of
the EOS current to the chassis shield/reference ground. In actuality, if the ESD component's response time
(t
CLAMP) is slower than the ASIC it is protecting, or if the Dynamic Clamping Resistance (RDYN) is not signifi-
cantly lower than the ASIC's I/O cell circuitry, then the ASIC will have to absorb a large amount of the EOS
energy, and be more likely to fail.
3.
Subsequent to the ESD/EOS event, both devices must immediately return to their original specifications, and
be ready for an additional strike. Any deterioration in parasitics or clamping capability should be considered a
failure, since it can then affect signal integrity or subsequent protection capability. (This is known as "multi-
strike" capability.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com