전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

68HC705SP7 데이터시트(PDF) 141 Page - Freescale Semiconductor, Inc

부품명 68HC705SP7
상세설명  General Release Specification
PDF  230 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

68HC705SP7 데이터시트(HTML) 141 Page - Freescale Semiconductor, Inc

Back Button 68HC705SP7 Datasheet HTML 137Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 138Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 139Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 140Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 141Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 142Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 143Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 144Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 145Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 141 / 230 page
background image
Simple Serial Interface
SIOP Registers
MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0
General Release Specification
Simple Serial Interface
9.4 SIOP Registers
The SIOP is programmed and controlled by the SIOP control register
(SCR) located at address $000A, the SIOP status register (SSR) located
at address $000B, and the SIOP data register (SDR) located at address
$000C.
9.4.1 SIOP Control Register (SCR)
The SIOP control register (SCR) is located at address $000A and
contains seven control bits and a write-only reset of the interrupt flag.
Figure 9-4 shows the position of each bit in the register and indicates
the value of each bit after reset.
SPIE — Serial Peripheral Interrupt Enable
The SPIE bit enables the SIOP to generate an interrupt whenever the
SPIF flag bit in the SSR is set. Clearing the SPIE bit will not affect the
state of the SPIF flag bit and will not terminate a serial interrupt once
the interrupt sequence has started. Reset clears the SPIE bit.
1 = Serial interrupt enabled
0 = Serial interrupt disabled
NOTE:
If the SPIE bit is cleared just after the serial interrupt sequence has
started (for instance, the CPU status is being stacked), then the CPU will
be unable to determine the source of the interrupt and will vector to the
reset vector as a default.
$000A
Bit 7
654321
Bit 0
Read:
SPIE
SPE
LSBF
MSTR
0
CPHA
SPR1
SPR0
Write:
SPIR
Reset:
00000000
Figure 9-4. SIOP Control Register (SCR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com