전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM6520 데이터시트(PDF) 7 Page - STMicroelectronics

부품명 STM6520
상세설명  Dual push-button Smart Reset??with push-button controlled output delay
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM6520 데이터시트(HTML) 7 Page - STMicroelectronics

Back Button STM6520 Datasheet HTML 3Page - STMicroelectronics STM6520 Datasheet HTML 4Page - STMicroelectronics STM6520 Datasheet HTML 5Page - STMicroelectronics STM6520 Datasheet HTML 6Page - STMicroelectronics STM6520 Datasheet HTML 7Page - STMicroelectronics STM6520 Datasheet HTML 8Page - STMicroelectronics STM6520 Datasheet HTML 9Page - STMicroelectronics STM6520 Datasheet HTML 10Page - STMicroelectronics STM6520 Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 23 page
background image
STM6520
Pin descriptions
Doc ID 15953 Rev 5
7/23
3
Pin descriptions
3.1
Power supply (VCC)
This pin is used to provide power to the Smart Resetdevice. A 0.1 µF ceramic decoupling
capacitor is recommended to be connected between the VCC and VSS pins, as close to the
STM6520 device as possible.
3.2
Ground (VSS)
This is the ground pin for the device.
3.3
Smart Reset™ inputs (SR0, SR1)
Push-button Smart Reset™ inputs, active-low. Both inputs need to be asserted
simultaneously for at least tSRC to activate the reset outputs.
3.4
User-selectable Smart Reset™ delay (DSR)
An input that allows the user to program the setup time (tSRC) for which both the push-
buttons need to be pressed to activate the reset outputs. Controlled by different voltage
levels on the DSR pin: when connected to ground, tSRC = 7.5 s, when connected to VCC,
tSRC = 12.5 s (typ.). DSR is a DC-type input, intended to be either permanently grounded or
permanently connected to VCC.
3.5
Reset outputs (RST1, RST2)
RST1 is active-low, open-drain, RST2 active-high, push-pull. Neither fixed nor minimum
output reset pulse duration, nor power-on reset is implemented. Releasing any of the push-
buttons while reset outputs are active, causes both outputs to deassert.
Figure 3.
Block diagram
tSRC selector
two-state logic
DSR
RST2
RST1
Oscillator
Output
logic
SR0
SR1
tSRC
AM00436V2
Smart ResetTM
reset logic



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com