PC912XDP512F0MPVR datasheet(571/1348 Pages) FREESCALE

571 / 1348 page

Chapter 15 Background Debug Module (S12XBDMV2)

MC9S12XDP512 Data Sheet, Rev. 2.21

Freescale Semiconductor

571

15.1.2.3

Low-Power Modes

The BDM can be used until all bus masters (e.g., CPU or XGATE) are in stop mode. When CPU is in a

low power mode (wait or stop mode) all BDM ﬁrmware commands as well as the hardware

BACKGROUND command can not be used respectively are ignored. In this case the CPU can not enter

BDM active mode, and only hardware read and write commands are available. Also the CPU can not enter

a low power mode during BDM active mode.

If all bus masters are in stop mode, the BDM clocks are stopped as well. When BDM clocks are disabled

and one of the bus masters exits from stop mode the BDM clocks will restart and BDM will have a soft

reset (clearing the instruction register, any command in progress and disable the ACK function). The BDM

is now ready to receive a new command.

15.1.3

Block Diagram

A block diagram of the BDM is shown in Figure 15-1.

Figure 15-1. BDM Block Diagram

ENBDM

CLKSW

BDMACT

TRACE

SDV

16-Bit Shift Register

BKGD

Host

System

Serial

Interface

Data

Control

UNSEC

BDMSTS

Instruction Code

and

Execution

Standard BDM Firmware

LOOKUP TABLE

Secured BDM Firmware

LOOKUP TABLE

Bus Interface

and

Control Logic

Address

Data

Control

Clocks

PC912XDP512F0MPVR 데이터시트(PDF) 571 Page - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 571 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL