PC912XDP512F0MPVR datasheet(803/1348 Pages) FREESCALE

803 / 1348 page

Chapter 21 External Bus Interface (S12XEBIV2)

MC9S12XDP512 Data Sheet, Rev. 2.21

Freescale Semiconductor

805

21.5.2.2

Example 2b: Emulation Expanded Mode

This mode is used for emulation systems in which the target application is operating in normal expanded

mode.

If the external bus is used with a PRU, the external device rebuilds the data select and data direction signals

UDS, LDS, RE, and WE from the ADDR0, LSTRB, and R/W signals.

Figure 21-6 shows the PRU connection with the available external bus signals in an emulator application.

Figure 21-6. Application in Emulation Expanded Mode

The timings of accesses with 1 stretch cycle are shown in

•

Figure ‘Example 2b: Emulation Expanded Mode — Read with 1 Stretch Cycle’

•

Figure ‘Example 2b: Emulation Expanded Mode — Write with 1 Stretch Cycle’

The associated timing numbers are given in

•

Table ‘Example 2b: Emulation Expanded Mode Timing VDD5 = 5.0 V (EWAITE = 0)’ (this also

includes examples for alternative settings of 2 and 3 additional stretch cycles)

Timing considerations:

•

If no stretch cycle is added, the timing is the same as in Emulation Single-Chip Mode.

S12X_EBI

ADDR[22:0]/IVD[15:0]

DATA[15:0]

ECLK

ECLKX2

LSTRB

R/W

UDS

LDS

ADDR[22:20]/ACC[2:0]

ADDR[19:16]/

CS[2:0]

PRR

Ports

PRU

IQSTAT[3:0]

EMULMEM

Emulator

EWAIT

PC912XDP512F0MPVR 데이터시트(PDF) 803 Page - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 803 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL