| 전자부품 데이터시트 검색엔진 |
|
PC912XDP512F0MPVR 데이터시트(PDF) 834 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PC912XDP512F0MPVR 데이터시트(HTML) 834 Page - Freescale Semiconductor, Inc |
|
834 / 1348 page ![]() Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2) MC9S12XDP512 Data Sheet, Rev. 2.21 836 Freescale Semiconductor 22.3.2.13 ECLK Control Register (ECLKCTL) Read: Anytime. In emulation modes, read operations will return the data from the external bus, in all other modes the data are read from this register. Write: Anytime. In emulation modes, write operations will also be directed to the external bus. The ECLKCTL register is used to control the availability of the free-running clocks and the free-running clock divider. 76543210 R NECLK NCLKX2 0000 EDIV1 EDIV0 W Reset1 1 Reset values in emulation modes are identical to those of the target mode. Mode Dependent 1000000 Mode SS 01000000 Special Single-Chip ES 11000000 Emulation Single-Chip ST 01000000 Special Test EX 01000000 Emulation Expanded NS 11000000 Normal Single-Chip NX 01000000 Normal Expanded = Unimplemented or Reserved Figure 22-15. ECLK Control Register (ECLKCTL) Table 22-16. ECLKCTL Field Descriptions Field Description 7 NECLK No ECLK — This bit controls the availability of a free-running clock on the ECLK pin. Clock output is always active in emulation modes and if enabled in all other operating modes. 0 ECLK enabled 1 ECLK disabled |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |