전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PC912XDP512F0MPVR 데이터시트(PDF) 991 Page - Freescale Semiconductor, Inc

부품명 PC912XDP512F0MPVR
상세설명  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 991 Page - Freescale Semiconductor, Inc

Back Button PC912XDP512F0MPVR Datasheet HTML 987Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 988Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 989Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 990Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 991Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 992Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 993Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 994Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 995Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 991 / 1348 page
background image
24.0.5.2
Port B Data Register (PORTB)
Read: Anytime.
Write: Anytime.
24.0.5.3
Port A Data Direction Register (DDRA)
Read: Anytime.
Write: Anytime.
Table 24-4. PORTA Field Descriptions
Field
Description
7–0
PA[7:0]
Port A — Port A pins 7–0 can be used as general purpose I/O. If the data direction bits of the associated I/O pins
are set to logic level “1”, a read returns the value of the port register, otherwise the buffered pin input state is read.
76543210
R
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0
W
Reset
00000000
Figure 24-4. Port B Data Register (PORTB)
Table 24-5. PORTB Field Descriptions
Field
Description
7–0
PB[7:0]
Port B — Port B pins 7–0 can be used as general purpose I/O. If the data direction bits of the associated I/O
pins are set to logic level “1”, a read returns the value of the port register, otherwise the buffered pin input state
is read.
76543210
R
DDRA7
DDRA6
DDRA5
DDRA4
DDRA3
DDRA2
DDRA1
DDRA0
W
Reset
00000000
Figure 24-5. Port A Data Direction Register (DDRA)
Table 24-6. DDRA Field Descriptions
Field
Description
7–0
DDRA[7:0]
Data Direction Port A — This register controls the data direction for port A. DDRA determines whether each pin
is an input or output. A logic level “1” causes the associated port pin to be an output and a logic level “0” causes
the associated pin to be a high-impedance input.
0 Associated pin is configured as input.
1 Associated pin is configured as output.
Note: Due to internal synchronization circuits, it can take up to 2 bus clock cycles until the correct value is read
on PORTA after changing the DDRA register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com