전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PC912XDP512F0MPVR 데이터시트(PDF) 131 Page - Freescale Semiconductor, Inc

부품명 PC912XDP512F0MPVR
상세설명  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 131 Page - Freescale Semiconductor, Inc

Back Button PC912XDP512F0MPVR Datasheet HTML 127Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 128Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 129Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 130Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 131Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 132Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 133Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 134Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 135Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 131 / 1348 page
background image
Chapter 4 Analog-to-Digital Converter (ATD10B16CV4) Block Description
MC9S12XDP512 Data Sheet, Rev. 2.21
Freescale Semiconductor
131
4.3.2.2
ATD Control Register 1 (ATDCTL1)
Writes to this register will abort current conversion sequence but will not start a new sequence.
Read: Anytime
Write: Anytime
Table 4-3. Multi-Channel Wrap Around Coding
WRAP3
WRAP2
WRAP1
WRAP0
Multiple Channel Conversions
(MULT = 1) Wrap Around to AN0
after Converting
0
0
0
0
Reserved
0
001
AN1
0
010
AN2
0
011
AN3
0
100
AN4
0
101
AN5
0
110
AN6
0
111
AN7
1
000
AN8
1
001
AN9
1
0
1
0
AN10
1
0
1
1
AN11
1
1
0
0
AN12
1
1
0
1
AN13
1
1
1
0
AN14
1
1
1
1
AN15
76543210
R
ETRIGSEL
000
ETRIGCH3
ETRIGCH2
ETRIGCH1
ETRIGCH0
W
Reset
00001111
= Unimplemented or Reserved
Figure 4-4. ATD Control Register 1 (ATDCTL1)
Table 4-4. ATDCTL1 Field Descriptions
Field
Description
7
ETRIGSEL
External Trigger Source Select — This bit selects the external trigger source to be either one of the AD
channels or one of the ETRIG[3:0] inputs. See device specification for availability and connectivity of
ETRIG[3:0] inputs. If ETRIG[3:0] input option is not available, writing a 1 to ETRISEL only sets the bit but has
no effect, that means one of the AD channels (selected by ETRIGCH[3:0]) remains the source for external
trigger. The coding is summarized in Table 4-5.
3:0
ETRIGCH[3:0]
External Trigger Channel Select — These bits select one of the AD channels or one of the ETRIG[3:0] inputs
as source for the external trigger. The coding is summarized in Table 4-5.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com