| 전자부품 데이터시트 검색엔진 |
|
STM6510VCACDG6F 데이터시트(PDF) 6 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM6510VCACDG6F 데이터시트(HTML) 6 Page - STMicroelectronics |
|
6 / 26 page ![]() Description STM6510 6/26 Doc ID 16788 Rev 2 Figure 1. Logic diagram Figure 2. Pin connections Table 1. Signal names Symbol Input/output Description RST Output Reset output, active-low (open-drain). SR0 Input Primary push-button Smart Reset™ input. Active-low, internal 65 k Ω pull-up resistor to VCC. SR1 Input Secondary push-button Smart Reset™ input. Active-low, internal 65 k Ω pull-up resistor to VCC. SRC Input Smart Reset™ input delay setup control. Connect an external capacitor to this pin to adjust the delay setup time (tSRC). TRECADJ Input Input pin for tREC reset pulse duration adjustment. Connect an external capacitor (CtREC) to this pin to determine tREC. VCC Supply Supply voltage input. Power supply for the device and an input for the monitored supply voltage. A 0.1 µF decoupling ceramic capacitor is recommended to be connected between VCC and VSS pins. VSS Supply Ground NC No connect (not bonded); should be connected to VSS. AM00389a VCC RST TRECADJ VSS STM6510 SR1 SR0 SRC AM00390 NC TRECADJ SRC 1 2 3 STM 6510 4 8 7 6 5 RST VSS VCC SR1 SR0 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |