전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

N08L63W2AB7I 데이터시트(PDF) 2 Page - ON Semiconductor

부품명 N08L63W2AB7I
상세설명  8Mb Ultra-Low Power Asynchronous CMOS SRAM 512K 횞 16 bit
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ONSEMI [ON Semiconductor]
홈페이지  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

N08L63W2AB7I 데이터시트(HTML) 2 Page - ON Semiconductor

  N08L63W2AB7I Datasheet HTML 1Page - ON Semiconductor N08L63W2AB7I Datasheet HTML 2Page - ON Semiconductor N08L63W2AB7I Datasheet HTML 3Page - ON Semiconductor N08L63W2AB7I Datasheet HTML 4Page - ON Semiconductor N08L63W2AB7I Datasheet HTML 5Page - ON Semiconductor N08L63W2AB7I Datasheet HTML 6Page - ON Semiconductor N08L63W2AB7I Datasheet HTML 7Page - ON Semiconductor N08L63W2AB7I Datasheet HTML 8Page - ON Semiconductor N08L63W2AB7I Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
Rev. 8 | Page 2 of 10 | www.onsemi.com
N08L63W2A
Functional Block Diagram
Functional Description
CE1
CE2
WE
OE
UB
LB
I/O0 - I/O151
1. When UB and LB are in select mode (low), I/O0 - I/O15 are affected as shown. When LB only is in the select mode only I/O0 - I/O7
are affected as shown. When UB is in the select mode only I/O8 - I/O15 are affected as shown.
MODE
POWER
H
X
XX
XX
High Z
Standby2
2. When the device is in standby mode, control inputs (WE, OE, UB, and LB), address inputs and data input/outputs are internally
isolated from any external influence and disabled from exerting any influence externally.
Standby
X
L
XX
XX
High Z
Standby2
Standby
XX
XX
H
H
High Z
Standby2
Standby
LHL
X3
3. When WE is invoked, the OE input is internally disabled and has no effect on the circuit.
L1
L1
Data In
Write3
Active
LH
HL
L1
L1
Data Out
Read
Active
LH
H
H
L1
L1
High Z
Active
Active
Capacitance1
1. These parameters are verified in device characterization and are not 100% tested
Item
Symbol
Test Condition
Min
Max
Unit
Input Capacitance
CIN
VIN = 0V, f = 1 MHz, TA = 25oC
8pF
I/O Capacitance
CI/O
VIN = 0V, f = 1 MHz, TA = 25oC
8pF
Address
Inputs
A0 - A3
Address
Inputs
A4 - A18
Word
Address
Decode
Logic
32K Page
x 16 word
x 16 bit
RAM Array
Input/
Output
Mux
and
Buffers
Page
Address
Decode
Logic
Control
Logic
CE1
CE2
WE
OE
UB
LB
I/O0 - I/O7
I/O8 - I/O15



Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com