전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADS58C48IPFP 데이터시트(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
부품명 ADS58C48IPFP
상세설명  Quad Channel IF Receiver with SNRBoost 3G
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

ADS58C48IPFP 데이터시트(HTML) 7 Page - Texas Instruments

Back Button ADS58C48IPFP Datasheet HTML 3Page - Texas Instruments ADS58C48IPFP Datasheet HTML 4Page - Texas Instruments ADS58C48IPFP Datasheet HTML 5Page - Texas Instruments ADS58C48IPFP Datasheet HTML 6Page - Texas Instruments ADS58C48IPFP Datasheet HTML 7Page - Texas Instruments ADS58C48IPFP Datasheet HTML 8Page - Texas Instruments ADS58C48IPFP Datasheet HTML 9Page - Texas Instruments ADS58C48IPFP Datasheet HTML 10Page - Texas Instruments ADS58C48IPFP Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 70 page
background image
Dn_Dn+1_P
DAP/DBP
Dn_Dn+1_M
DAM/DBM
GND
GND
V
* With external 100-
termination
W
V
OCM
Logic 0
V
*
ODL
Logic 1
V
*
ODH
T0334-03
ADS58C48
www.ti.com
SLAS689 – MAY 2010
DIGITAL CHARACTERISTICS
The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic
level 0 or 1. AVDD = 1.8 V, DRVDD = 1.8 V
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DIGITAL INPUTS – RESET, SCLK, SDATA, SEN, SNRB_1, SNRB_2 and PDN
High-level input voltage
RESET, SCLK, SDATA and SEN support
1.3
V
1.8 V and 3.3 V CMOS logic levels.
Low-level input voltage
0.4
V
High-level input
SDATA, SCLK(1)
VHIGH = 1.8 V
10
µA
current
SEN(2)
VHIGH = 1.8 V
0
µA
Low-level input
SDATA, SCLK
VLOW = 0 V
0
µA
current
SEN
VLOW = 0 V
–10
µA
DIGITAL OUTPUTS – CMOS INTERFACE (CHx_Dn, SDOUT)
High-level output voltage
DRVDD – 0.1
DRVDD
V
Low-level output voltage
0
0.1
V
DIGITAL OUTPUTS – LVDS INTERFACE (CHx<>P/M, CLKOUTP/M)
VODH, High-level output voltage
(3)
Standard swing LVDS
275
350
425
mV
VODL, Low-level output voltage
(3)
Standard swing LVDS
–425
–350
–275
mV
VODH, High-level output voltage
(3)
Low swing LVDS(4)
200
mV
VODL, Low-level output voltage
(3)
Low swing LVDS(4)
–200
mV
VOCM, Output common-mode voltage
0.9
1.05
1.25
V
(1)
SDATA, SCLK have internal 170-k
Ω pull-down resistor.
(2)
SEN has internal 170-k
Ω pull-up resistor to AVDD.
(3)
With external 100-
Ω termination.
(4)
See the LVDS Output Data and Clock Buffers section in the Application Information.
Figure 2. LVDS Output Voltage Levels
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Link(s) :ADS58C48



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com