| 전자부품 데이터시트 검색엔진 |
|
CDCU2A877ZQL 데이터시트(PDF) 5 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CDCU2A877ZQL 데이터시트(HTML) 5 Page - Texas Instruments |
|
5 / 16 page ![]() www.ti.com RECOMMENDED OPERATING CONDITIONS CDCU2A877 SCAS827A – AUGUST 2006 – REVISED JUNE 2007 MIN NOM MAX UNIT VDDQ Output supply voltage 1.7 1.8 1.9 V AVDD Supply voltage(1) VDDQ VIL Low-level input voltage(2) OE, OS,CK, 0.35 × V DDQ V CK VIH High-level input voltage(2) OE, OS,CK, 0.65 × V DDQ V CK IOH High-level output current (see Figure 2) –18 mA IOL Low-level output current (see Figure 2) 18 mA VIX Input differential-pair cross voltage (VDDQ/2)-0.15 (VDDQ/2)+0.15 V VI Input voltage level –0.3 VDDQ+0.3 V DC 0.3 VDDQ+0.4 V VID Input differential voltage(2) (see Figure 10) AC 0.6 VDDQ+0.4 V TA Operating free-air temperature 0 70 °C (1) The PLL is turned off and bypassed for test purposes when AVDD is grounded. During this test mode, VDDQ remains within the recommended operating conditions and no timing parameters are ensured. (2) VID is the magnitude of the difference between the input level on CK and the input level on CK, see Figure 10 for definition. The CK and CK VIH and VIL limits define the dc low and high levels for the logic detect state. 5 Submit Documentation Feedback |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |