| 전자부품 데이터시트 검색엔진 |
|
ADP160ACBZ-1.2-R7 데이터시트(PDF) 19 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP160ACBZ-1.2-R7 데이터시트(HTML) 19 Page - Analog Devices |
|
19 / 20 page ![]() ADP160/ADP161 Rev. 0 | Page 19 of 20 OUTLINE DIMENSIONS *COMPLIANT TO JEDEC STANDARDS MO-193-AB WITH THE EXCEPTION OF PACKAGE HEIGHT AND THICKNESS. 1.60 BSC 2.80 BSC 1.90 BSC 0.95 BSC 0.20 0.08 0.60 0.45 0.30 8° 4° 0° 0.50 0.30 0.10 MAX *1.00 MAX *0.90 MAX 0.70 MIN 2.90 BSC 54 12 3 SEATING PLANE Figure 49. 5-Lead Thin Small Outline Transistor Package [TSOT] (UJ-5) Dimensions shown in millimeters SEATING PLANE 0.030 NOM COPLANARITY 1.000 0.965 SQ 0.925 0.270 0.240 0.210 0.370 0.355 0.340 0.640 0.595 0.550 BOTTOM VIEW (BALL SIDE UP) TOP VIEW (BALL SIDE DOWN) A 1 2 B BALL A1 IDENTIFIER 0.340 0.320 0.300 0.50 BALL PITCH Figure 50.4-Ball Wafer Level Chip Scale Package [WLCSP] (CB-4-1) Dimensions shown in millimeters |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |