전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PIC18F23K22-E/ML 데이터시트(PDF) 453 Page - Microchip Technology

부품명 PIC18F23K22-E/ML
상세설명  28/40/44-Pin, Low-Power, High-Performance Microcontrollers with nanoWatt XLP Technology
PDF  496 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F23K22-E/ML 데이터시트(HTML) 453 Page - Microchip Technology

Back Button PIC18F23K22-E/ML Datasheet HTML 449Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 450Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 451Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 452Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 453Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 454Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 455Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 456Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 457Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 453 / 496 page
background image
 2010 Microchip Technology Inc.
Preliminary
DS41412C-page 453
PIC18(L)F2X/4XK22
FIGURE 27-15:
I2C™ BUS START/STOP BITS TIMING
TABLE 27-16: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)
Param.
No.
Symbol
Characteristic
Min
Max
Units Conditions
70
TssL2scH,
TssL2scL
SS
 to SCK  or SCK  Input
TCY
—ns
71
TscH
SCK Input High Time
(Slave mode)
Continuous
1.25 TCY + 30
—
ns
71A
Single Byte
40
—
ns
(Note 1)
72
TscL
SCK Input Low Time
(Slave mode)
Continuous
1.25 TCY + 30
—
ns
72A
Single Byte
40
—
ns
(Note 1)
73A
Tb2b
Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2
1.5 TCY + 40
—
ns
(Note 2)
74
TscH2diL,
TscL2diL
Hold Time of SDI Data Input to SCK Edge
100
—
ns
75
TdoR
SDO Data Output Rise Time
—
25
ns
76
TdoF
SDO Data Output Fall Time
—
25
ns
77
TssH2doZ
SS
 to SDO Output High-Impedance
10
50
ns
78
TscR
SCK Output Rise Time
(Master mode)
—25
ns
79
TscF
SCK Output Fall Time (Master mode)
—
25
ns
80
TscH2doV,
TscL2doV
SDO Data Output Valid after SCK Edge
—
50
ns
82
TssL2doV
SDO Data Output Valid after SS
 Edge
—
50
ns
83
TscH2ssH,
TscL2ssH
SS
 after SCK Edge
1.5 TCY + 40
—
ns
Note 1:
Requires the use of Parameter #73A.
2:
Only if Parameter #71A and #72A are used.
Note:
Refer to Figure 27-4 for load conditions.
91
92
93
SCL
SDA
Start
Condition
Stop
Condition
90



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com