전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

EP3C40 데이터시트(PDF) 17 Page - Altera Corporation

부품명 EP3C40
상세설명  Cyclone III Device Data Sheet
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ALTERA [Altera Corporation]
홈페이지  http://www.altera.com
Logo ALTERA - Altera Corporation

EP3C40 데이터시트(HTML) 17 Page - Altera Corporation

Back Button EP3C40 Datasheet HTML 13Page - Altera Corporation EP3C40 Datasheet HTML 14Page - Altera Corporation EP3C40 Datasheet HTML 15Page - Altera Corporation EP3C40 Datasheet HTML 16Page - Altera Corporation EP3C40 Datasheet HTML 17Page - Altera Corporation EP3C40 Datasheet HTML 18Page - Altera Corporation EP3C40 Datasheet HTML 19Page - Altera Corporation EP3C40 Datasheet HTML 20Page - Altera Corporation EP3C40 Datasheet HTML 21Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 34 page
background image
Chapter 1: Cyclone III Device Data Sheet
1–17
Switching Characteristics
© January 2010
Altera Corporation
Cyclone III Device Handbook, Volume 2
Embedded Multiplier Specifications
Table 1–21 describes the embedded multiplier specifications for Cyclone III devices.
Memory Block Specifications
Table 1–22 describes the M9K memory block specifications for Cyclone III devices.
Configuration and JTAG Specifications
Table 1–23 lists the configuration mode specifications for Cyclone III devices.
Table 1–24 lists the active configuration mode specifications for Cyclone III devices.
Table 1–21. Cyclone III Devices Embedded Multiplier Specifications
Mode
Resources Used
Performance
Unit
Number of Multipliers
C6
C7, I7, A7
C8
9×9-bit
multiplier
1
340
300
260
MHz
18 × 18-bit
multiplier
1
287
250
200
MHz
Table 1–22. Cyclone III Devices Memory Block Performance Specifications
Memory
Mode
Resources Used
Performance
LEs
M9K
Memory
C6
C7, I7, A7
C8
Unit
M9K Block
FIFO 256 × 36
47
1
315
274
238
MHz
Single-port 256 × 36
0
1
315
274
238
MHz
Simple dual-port 256 × 36 CLK
0
1
315
274
238
MHz
True dual port 512 × 18 single CLK
0
1
315
274
238
MHz
Table 1–23. Cyclone III Devices Configuration Mode Specifications
Programming Mode
DCLK F
max
Unit
Passive Serial (PS)
133
MHz
Fast Passive Parallel (FPP) (1)
100
MHz
Note to Table 1–23:
(1) EP3C40 and smaller density members support 133 MHz.
Table 1–24. Cyclone III Devices Active Configuration Mode Specifications
Programming Mode
DCLK Range
Unit
Active Parallel (AP)
20 – 40
MHz
Active Serial (AS)
20 – 40
MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com