전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72101G1M1 데이터시트(PDF) 78 Page - STMicroelectronics

부품명 ST72101G1M1
상세설명  8-BIT MCU WITH 4 TO 8K ROM/OTP/EPROM, 256 BYTES RAM, ADC, WDG, SPI AND 1 OR 2 TIMERS
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72101G1M1 데이터시트(HTML) 78 Page - STMicroelectronics

Back Button ST72101G1M1 Datasheet HTML 74Page - STMicroelectronics ST72101G1M1 Datasheet HTML 75Page - STMicroelectronics ST72101G1M1 Datasheet HTML 76Page - STMicroelectronics ST72101G1M1 Datasheet HTML 77Page - STMicroelectronics ST72101G1M1 Datasheet HTML 78Page - STMicroelectronics ST72101G1M1 Datasheet HTML 79Page - STMicroelectronics ST72101G1M1 Datasheet HTML 80Page - STMicroelectronics ST72101G1M1 Datasheet HTML 81Page - STMicroelectronics ST72101G1M1 Datasheet HTML 82Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 85 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
78/85
ST72101/ST72212/ST72213
7.7 SPI CHARACTERISTICS
Measurement points are VOL, VOH, VIL and VIH in the SPI Timing Diagram
Figure 43. SPI Master Timing Diagram CPHA=0, CPOL=0
Serial Peripheral Interface
Ref.
Symbol
Parameter
Condition
Value
Unit
Min.
Max.
fSPI
SPI frequency
Master
Slave
1/128
dc
1/4
1/2
fCPU
1tSPI
SPI clock period
Master
Slave
4
2
tCPU
2tLead
Enable lead time
Slave
120
ns
3tLag
Enable lag time
Slave
120
ns
4tSPI_H
Clock (SCK) high time
Master
Slave
100
90
ns
5tSPI_L
Clock (SCK) low time
Master
Slave
100
90
ns
6tSU
Data set-up time
Master
Slave
100
100
ns
7tH
Data hold time (inputs)
Master
Slave
100
100
ns
8tA
Access time (time to data active
from high impedance state)
Slave
0
120
ns
9tDis
Disable time (hold time to high im-
pedance state)
240
ns
10
tV
Data valid
Master (before capture edge)
Slave (after enable edge)
0.25
120
tCPU
ns
11
tHold
Data hold time (outputs)
Master (before capture edge)
Slave (after enable edge)
0.25
0
tCPU
ns
12
tRise
Rise time
(20% VDD to 70% VDD, CL = 200pF)
Outputs: SCK,MOSI,MISO
Inputs: SCK,MOSI,MISO,SS
100
100
ns
µs
13
tFall
Fall time
(70% VDD to 20% VDD, CL = 200pF)
Outputs: SCK,MOSI,MISO
Inputs: SCK,MOSI,MISO,SS
100
100
ns
µs
1
6
7
10
11
12
13
SS
(INPUT)
SCK
(OUTPUT)
MISO
MOSI
(INPUT)
(OUTPUT)
4
5
D7-OUT
D6-OUT
D0-OUT
D7-IN
D6-IN
D0-IN
VR000109



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com