| 전자부품 데이터시트 검색엔진 |
|
Z550 데이터시트(PDF) 21 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
Z550 데이터시트(HTML) 21 Page - Intel Corporation |
|
21 / 73 page ![]() Low Power Features Datasheet 21 Figure 5 shows the relative exit latencies of the package sleep states discussed above. Note: Figure 5 uses pre-silicon estimates. Silicon based data will be provided in a future revision of this document. Figure 5. Exit Latency Table Latency (µs) C0 (HFM) C0 (LFM) C1 Both threads halted Most clocks off C1E C1 plus frequency and VID at LFM C2 Similar to C1 but Intel® SCH blocks interrupts C4 C2 plus PLLs off; VID = cache retention Vcc Some L2 cache off C6 C2 plus PLLs off; VID = C6 powerdown Vcc L2 cache off 0 0.1 1 10 100 0 TDP |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |