ST10F272Z2T3 datasheet(161/189 Pages) STMICROELECTRONICS

161 / 189 page

ST10F272Z2

Electrical characteristics

161/189

Figure 49.

ST10F272Z2 PLL jitter

25.8.10

PLL lock / unlock

During normal operation, if the PLL gets unlocked for any reason, an interrupt request to the

CPU is generated, and the reference clock (oscillator) is automatically disconnected from

the PLL input: in this way, the PLL goes into free-running mode, providing the system with a

backup clock signal (free running frequency Ffree). This feature allows to recover from a

crystal failure occurrence without risking to go in an undefined configuration: the system is

provided with a clock allowing the execution of the PLL unlock interrupt routine in a safe

mode.

The path between reference clock and PLL input can be restored only by a hardware reset,

or by a bidirectional software or watchdog reset event that forces the RSTIN pin low.

Note:

The external RC circuit on RSTIN pin shall be properly sized in order to extend the duration

of the low pulse to grant the PLL gets locked before the level at RSTIN pin is recognized

high: bidirectional reset internally drives RSTIN pin low for just 1024 TCL (definitively not

sufficient to get the PLL locked starting from free-running mode).

N (CPU clock periods)

200

400

±5

±1

800

600

1000

1200

1400

64MHz

±2

±3

±4

24MHz

40MHz

32MHz

16MHz

TJIT

ST10F272Z2T3 데이터시트(PDF) 161 Page - STMicroelectronics