전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

S9S08QD2CSC 데이터시트(PDF) 29 Page - Freescale Semiconductor, Inc

부품명 S9S08QD2CSC
상세설명  HCS08 Microcontrollers
PDF  198 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

S9S08QD2CSC 데이터시트(HTML) 29 Page - Freescale Semiconductor, Inc

Back Button S9S08QD2CSC Datasheet HTML 25Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 26Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 27Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 28Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 29Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 30Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 31Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 32Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 33Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 198 page
background image
Chapter 3 Modes of Operation
MC9S08QD4 Series MCU Data Sheet, Rev. 6
Freescale Semiconductor
29
3.6.4
LVD Enabled in Stop Mode
The LVD system is capable of generating either an interrupt or a reset when the supply voltage drops below
the LVD voltage. If the LVD is enabled in stop by setting the LVDE and the LVDSE bits, then the voltage
regulator remains active during stop mode. If the user attempts to enter stop2 with the LVD enabled for
stop, the MCU will instead enter stop3. Table 3-3 summarizes the behavior of the MCU in stop when the
LVD is enabled.
3.6.5
On-Chip Peripheral Modules in Stop Modes
When the MCU enters any stop mode, system clocks to the internal peripheral modules are stopped. Even
in the exception case (ENBDM = 1), where clocks to the background debug logic continue to operate,
clocks to the peripheral systems are halted to reduce power consumption. Refer to Section 3.6.1, “Stop2
Mode,” and Section 3.6.2, “Stop3 Mode,” for specific information on system behavior in stop modes.
Table 3-2. BDM Enabled Stop Mode Behavior
Mode
PPDC
CPU, Digital
Peripherals,
Flash
RAM
ICS
ADC1
Regulator
I/O Pins
RTI
Stop3
0
Standby
Standby
Active
Optionally on
Active
States held
Optionally on
Table 3-3. LVD Enabled Stop Mode Behavior
Mode
PPDC
CPU, Digital
Peripherals,
Flash
RAM
ICS
ADC1
Regulator
I/O Pins
RTI
Stop3
0
Standby
Standby
Off1
1 ICS can be configured to run in stop3. Please see the ICS registers.
Optionally on
Active
States held
Optionally on
Table 3-4. Stop Mode Behavior
Peripheral
Mode
Stop2
Stop3
CPU
Off
Standby
RAM
Standby
Standby
Flash
Off
Standby
Parallel Port Registers
Off
Standby
ADC1
Off
Optionally On1
1 Requires the asynchronous ADC clock and LVD to be enabled, else in standby.
ICS
Off
Standby
TPM1 & TPM2
Off
Standby
Voltage Regulator
Standby
Standby
I/O Pins
States Held
States Held



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com