| 전자부품 데이터시트 검색엔진 |
|
MSC8156ESVT1000B 데이터시트(PDF) 27 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MSC8156ESVT1000B 데이터시트(HTML) 27 Page - Freescale Semiconductor, Inc |
|
27 / 68 page ![]() Electrical Characteristics MSC8156E Six-Core Digital Signal Processor with Security Data Sheet, Rev. 0 Freescale Semiconductor 27 2.5.1.3 DDR2/DDR3 SDRAM Capacitance Table 8 provides the DDR controller interface capacitance for DDR2 and DDR3 memory. Note: At recommended operating conditions (see Table 3) with VDDDDR = 1.8 V for DDR2 memory or VDDDDR =1.5 V for DDR3 memory. 2.5.1.4 DDR Reference Current Draw Table 9 lists the current draw characteristics for MVREF. Note: Values when used at recommended operating conditions (see Table 3). 2.5.2 High-Speed Serial Interface (HSSI) DC Electrical Characteristics The MSC8156E features an HSSI that includes two 4-channel SerDes ports used for high-speed serial interface applications (PCI Express, Serial RapidIO interfaces, and SGMII). This section and its subsections describe the common portion of the SerDes DC, including the DC requirements for the SerDes reference clocks and the SerDes data lane transmitter (Tx) and receiver (Rx) reference circuits. The data lane circuit specifications are specific for each supported interface, and they have individual subsections by protocol. The selection of individual data channel functionality is done via the Reset Configuration Word High Register (RCWHR) SerDes Protocol selection fields (S1P and S2P). Specific AC electrical characteristics are defined in Section 2.6.2, “HSSI AC Timing Specifications.” 2.5.2.1 Signal Term Definitions The SerDes interface uses differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals. Figure 3 shows how the signals are defined. For illustration purposes only, one SerDes lane is used in the description. Figure 3 shows the waveform for either a transmitter output (SR[1–2]_TX and Table 8. DDR2/DDR3 SDRAM Capacitance Parameter Symbol Min Max Unit Notes I/O capacitance: DQ, DQS, DQS CIO 6 8 pF 1, 2 Delta I/O capacitance: DQ, DQS, DQS CDIO — 0.5 pF 1, 2 Notes: 1. This parameter is sampled. VDDDDR = 1.8 V ± 0.1 V (for DDR2), f = 1 MHz, TA = 25°C, VOUT = VDDDDR/2, VOUT (peak-to-peak) = 0.2 V. 2. This parameter is sampled. VDDDDR = 1.5 V ± 0.075 V (for DDR3), f = 1 MHz, TA = 25°C, VOUT = VDDDDR/2, VOUT (peak-to-peak) = 0.175 V. Table 9. Current Draw Characteristics for MVREF Parameter / Condition Symbol Min Max Unit Current draw for MVREFn • DDR2 SDRAM • DDR3 SDRAM IMVREFn — 300 250 μA μA |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |