| 전자부품 데이터시트 검색엔진 |
|
FX663P3 데이터시트(PDF) 5 Page - CML Microcircuits |
|
|
|||||||||||||||||||||||||||||
FX663P3 데이터시트(HTML) 5 Page - CML Microcircuits |
|
5 / 17 page ![]() © 1999 Consumer Microcircuits Limited 5 D/663/3 1.3 Signal List (continued) Package D4/P3 Signal Description Pin No. Name Type 10 Vss Power The negative supply rail (ground). 11 SIGIN I/P Signal input. The signal to this pin should be ac coupled. The dc bias of this pin is set internally. 12 VBIAS O/P Internally generated bias voltage, held at VDD /2 when the device is not in powersave mode. It should be decoupled to Vss by a capacitor mounted close to the device pins. In powersave mode this pin is pulled towards VSS. 13 AMPNINV I/P The non-inverting input to the on-chip amplifier. 14 AMPINV I/P The inverting input to the on-chip amplifier. 15 AMPOP O/P The output of the on-chip amplifier, this is internally connected to the input of the Level Detector. 16 VDD Power The positive supply rail. Levels and voltages are dependent upon this supply. This pin should be decoupled to VSS by a capacitor. Notes: I/P = Input O/P = Output |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |