| 전자부품 데이터시트 검색엔진 |
|
STM8L101F2P3ATR 데이터시트(PDF) 41 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8L101F2P3ATR 데이터시트(HTML) 41 Page - STMicroelectronics |
|
41 / 81 page ![]() STM8L101xx Electrical parameters Doc ID 15275 Rev 11 41/81 9.3.2 Power-up / power-down operating conditions Table 17. Operating conditions at power-up / power-down Symbol Parameter Conditions Min Typ Max Unit tVDD VDD rise time rate 20 - 1300 µs/V tTEMP Reset release delay VDD rising - 1 - ms VPOR (1) 1. Data based on characterization results, not tested in production. Power on reset threshold 1.35 - 1.65(2) 2. Data guaranteed, each individual device tested in production. V VPDR (1) Power down reset threshold 1.40 - 1.60 V |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |