전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MIC1832MY 데이터시트(PDF) 2 Page - Micrel Semiconductor

부품명 MIC1832MY
상세설명  關P Supervisory Circuit
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICREL [Micrel Semiconductor]
홈페이지  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

MIC1832MY 데이터시트(HTML) 2 Page - Micrel Semiconductor

  MIC1832MY Datasheet HTML 1Page - Micrel Semiconductor MIC1832MY Datasheet HTML 2Page - Micrel Semiconductor MIC1832MY Datasheet HTML 3Page - Micrel Semiconductor MIC1832MY Datasheet HTML 4Page - Micrel Semiconductor MIC1832MY Datasheet HTML 5Page - Micrel Semiconductor MIC1832MY Datasheet HTML 6Page - Micrel Semiconductor MIC1832MY Datasheet HTML 7Page - Micrel Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 2 / 7 page
background image
MIC1832
Micrel, Inc.
MIC1832
2
January 2006
Pin Configuration
1
2
3
4
TD
TOL
GND
8
7
6
5
VCC
RST
RST
MIC1832
PBRST
ST
8-Pin PDIP Package
8-Pin SOIC Package
Pin Description
Pin Number
Pin Name
Pin Function
1
/PBRST
Pushbutton Reset Input: This input is debounced and can be driven with ex-
ternal logic signals or by means of a mechanical pushbutton to actively force
a reset. All pulses less than 1ms in duration on the /PBRST pin are ignored,
whereas, any pulse with a duration of 20ms or greater is guaranteed to
cause a reset.
2
TD
Time Delay input: This input selects the timebase used by the watchdog
timer. When TD = 0V, the watchdog timeout period is set to a normal value
of 150ms, when TD = open, the watchdog timeout period is et to a nominal
value of 600ms and when TD = VCC, the watchdog period is 1.2s nominally.
3
TOL
Tolerance Select Input: Selects whether 5% or 10% of VCC is used as the
reset threshold voltage. When TOL = 0V, the 5% tolerance level is selected
and when TOL = VCC, a 10% tolerance level is selected.
4
GND
IC ground pin, 0V reference
5
RST
RST is asserted high if either VCC goes below the reset threshold, the watch-
dog times out or /PBRST is pulled low for a minimum of 20ms. RST remains
asserted for one reset timeout period after VCC exceeds the reset threshold
or after the watch times out or after /PBRST goes high.
6
/RST
/RST is asserted low if either VCC goes below the reset threshold, the watch-
dog times out or /PBRST is pulled low for a minimum of 20ms. /RST remains
asserted for one reset timeout period after VCC exceeds the reset threshold
or after the watch times out or after /PBRST goes high. Open-drain output
7
/ST
Input to watchdog timer. If /ST does not see a transition from high to low
within the watchdog timeout period, RST and /RST will be asserted.
8
VCC
Primary supply input, +5V



Html Pages

1 2 3 4 5 6 7


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com