전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LC72P366 데이터시트(PDF) 7 Page - Sanyo Semicon Device

부품명 LC72P366
상세설명  On-Chip One-Time Programmable PROM Single-Chip PLL Controller
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SANYO [Sanyo Semicon Device]
홈페이지  https://www.sanyo-av.com/us/
Logo SANYO - Sanyo Semicon Device

LC72P366 데이터시트(HTML) 7 Page - Sanyo Semicon Device

Back Button LC72P366 Datasheet HTML 3Page - Sanyo Semicon Device LC72P366 Datasheet HTML 4Page - Sanyo Semicon Device LC72P366 Datasheet HTML 5Page - Sanyo Semicon Device LC72P366 Datasheet HTML 6Page - Sanyo Semicon Device LC72P366 Datasheet HTML 7Page - Sanyo Semicon Device LC72P366 Datasheet HTML 8Page - Sanyo Semicon Device LC72P366 Datasheet HTML 9Page - Sanyo Semicon Device LC72P366 Datasheet HTML 10Page - Sanyo Semicon Device LC72P366 Datasheet HTML 11Page - Sanyo Semicon Device Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 14 page
background image
No. 5544-7/14
LC72P366
Continued from preceding page.
Continued on next page.
Pin No.
Symbol
I/O
I/O type
Function
76
73
31
75
74
72
71
VSS
VDD
VDD
FMIN
AMIN
SUBPD
EO3
—
I
I
O
O
—
Input
Input
CMOS tristate
CMOS tristate
Power supply connections
FM VCO (local oscillator) input
This pin is selected by the PLL instruction CW1 (b1, b0 are ignored).
Capacitor coupling must be used for signal input.
Input is disabled when the HOLD pin is set low in the hold enable state.
Input is disabled in clock stop mode, during the power-on reset, and in the PLL stop state.
AM VCO (local oscillator) input
This pin is selected and the band set by the PLL instruction CW1 (b1, b0).
Capacitor coupling must be used for signal input.
Input is disabled when the HOLD pin is set low in the hold enable state.
Input is disabled in clock stop mode, during the power-on reset, and in the PLL stop state.
Sub-charge pump output
This pin, in combination with the main charge pump, allows the construction of a high-
speed locking circuit.
The DZC instruction controls the sub-charge pump.
This pin goes to the high-impedance state when the HOLD pin is set low in the hold enable
state.
This pin goes to the high-impedance state in clock stop mode, during the power-on reset,
and in the PLL stop state.
Second PLL charge pump output
This pin outputs a low level when the frequency generated by dividing the local oscillator
signal frequency by N is higher than the reference frequency, and a high level when that
frequency is lower.
This pin goes to the high-impedance state when the frequencies match. (Note that this
pin’s output logic is the opposite of that of the EO1 and EO2 pins.)
This pin goes to the high-impedance state when the HOLD pin is set low in the hold enable
state.
This pin goes to the high-impedance state in clock stop mode, during the power-on reset,
and in the PLL stop state.
b1
b0
Band
1
0
2 to 40 MHz (SW)
1
1
0.5 to 10 MHz (MW, LW)
b3
b2
Operation
0
0
High impedance
0
1
Only operates in the unlocked state (450 kHz)
1
0
Only operates in the unlocked state (900 kHz)
1
1
Normal operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com