전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LC75366M 데이터시트(PDF) 6 Page - Sanyo Semicon Device

부품명 LC75366M
상세설명  Two-Channel Electronic Volume Control
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SANYO [Sanyo Semicon Device]
홈페이지  https://www.sanyo-av.com/us/
Logo SANYO - Sanyo Semicon Device

LC75366M 데이터시트(HTML) 6 Page - Sanyo Semicon Device

Back Button LC75366M Datasheet HTML 2Page - Sanyo Semicon Device LC75366M Datasheet HTML 3Page - Sanyo Semicon Device LC75366M Datasheet HTML 4Page - Sanyo Semicon Device LC75366M Datasheet HTML 5Page - Sanyo Semicon Device LC75366M Datasheet HTML 6Page - Sanyo Semicon Device LC75366M Datasheet HTML 7Page - Sanyo Semicon Device LC75366M Datasheet HTML 8Page - Sanyo Semicon Device LC75366M Datasheet HTML 9Page - Sanyo Semicon Device LC75366M Datasheet HTML 10Page - Sanyo Semicon Device Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 11 page
background image
Pin Functions
No. 4929-6/11
LC75366, 75366M
Pin No.
Symbol
Function
Note
1
20
2
3
19
18
4
17
5
16
6
15
7
14
12
9
10
11
8
13
L10dBIN
R10dBIN
LCT1
LCT2
RCT1
RCT2
L10dBOUT
R10dBOUT
L2dBIN
R2dBIN
L2dBOUT
R2dBOUT
LVref
RVref
S
CL
DI
CE
VDD
VSS
Input pins for the 10 dB step attenuator. Must be driven from a low impedance.
Loudness connections. Connect a high band compensation capacitor between
CT1 and 10dBIN and connect a low band compensation capacitor between CT2
and Vref.
Output pins for the 10 dB step attenuator. These outputs must be received by a
load of about 1 M
Ω.
Input pins for the 2 dB step attenuator. Must be driven from a low impedance.
Output pins for the 2 dB step attenuator. These outputs must be received by a
load of about 1 M
Ω.
Volume circuit common pins. The impedance of the pattern connected to these
pins should be kept as low as possible.
Since the capacitors between Vref and VSS form the residual resistance
components when the volume is cut, adequate care must be taken in
determining the value of these capacitors.
Pin that selects the address code in the data format. Data will be accepted for
an address code of 88 when this pin is tied to VDD, and for an address code of
89 when tied to VSS.
Serial data and clock inputs for control
Chip enable. The internally latched data is written and the analog switches
operate when this pin goes from high to low. Data transfer is enabled when this
pin is at the high level.
These pins must be connected to the power supply.



Html Pages

1 2 3 4 5 6 7 8 9 10 11


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com