MCP79400 datasheet(16/38 Pages) MICROCHIP

16 / 38 page

MCP7940X

DS25009A-page 16

 2011 Microchip Technology Inc.

5.0

ON BOARD MEMORY

The MCP7940X has both on-board Unique ID memory

and battery-backed SRAM. The SRAM is arranged as

64 x 8 bytes and is retained when the VCC supply is

removed, provided the VBAT supply is present and

enabled. The Unique ID is nonvolatile memory and

does not require the VBAT supply for retention.

5.1

SRAM

FIGURE 5-1:

SRAM/RTCC BYTE WRITE

FIGURE 5-2:

SRAM/RTCC MULTIPLE BYTE WRITE

The 64 bytes of user SRAM are at location 0x20h and

can be accessed during an RTCC update. Upon POR

the SRAM will be in an undefined state.

Writing to the SRAM and RTCC is accomplished in a

similar way to writing to the EEPROM (as described

later in this document) with the following consider-

ations:

• There is no page. The entire 64 bytes of SRAM or

32 bytes of RTCC register can be written in one

command.

• The SRAM allows an unlimited number of read/

write cycles with no cell wear out.

• The RTCC and SRAM are not accessible when

the device is running on the external VBAT.

• The RTCC and SRAM are separate blocks. The

SRAM array may be accessed during an RTCC

update.

• Read and write access is limited to either the

RTCC register block or the SRAM array. The

Address Pointer will rollover to the start of the

addressed block.

• Data written to the RTCC and SRAM are on a per

byte basis.

BUS ACTIVITY

MASTER

SDA LINE

BUS ACTIVITY

CONTROL

BYTE

ADDRESS

BYTE

DATA

S 110 1

1 11

BUS ACTIVITY

MASTER

SDA LINE

BUS ACTIVITY

CONTROL

BYTE

ADDRESS

BYTE

DATA BYTE 0

DATA BYTE N

S 1 101

111

Note:

Entering an address past 5F for an SRAM

operation will result in the MCP7940X not

acknowledging the address.

MCP79400 데이터시트(PDF) 16 Page - Microchip Technology

MCP79400 데이터시트(HTML) 16 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

데이터시트 다운로드

링크 URL