전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

IMX28AEC 데이터시트(PDF) 33 Page - Freescale Semiconductor, Inc

부품명 IMX28AEC
상세설명  Processors Data Sheet for Automotive Products High assurance boot
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

IMX28AEC 데이터시트(HTML) 33 Page - Freescale Semiconductor, Inc

Back Button IMX28AEC Datasheet HTML 29Page - Freescale Semiconductor, Inc IMX28AEC Datasheet HTML 30Page - Freescale Semiconductor, Inc IMX28AEC Datasheet HTML 31Page - Freescale Semiconductor, Inc IMX28AEC Datasheet HTML 32Page - Freescale Semiconductor, Inc IMX28AEC Datasheet HTML 33Page - Freescale Semiconductor, Inc IMX28AEC Datasheet HTML 34Page - Freescale Semiconductor, Inc IMX28AEC Datasheet HTML 35Page - Freescale Semiconductor, Inc IMX28AEC Datasheet HTML 36Page - Freescale Semiconductor, Inc IMX28AEC Datasheet HTML 37Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 72 page
background image
i.MX28 Applications Processors Data Sheet for Automotive Products, Rev. 1
Freescale Semiconductor
33
3.5.3.4
LPDDR1 Input AC Timing
Figure 8 and Table 38 show input AC timing for LPDDR1.
Figure 8. LPDDR1 Input AC Timing
3.5.4
Ethernet MAC Controller (ENET) Timing
The ENET is designed to support both 10- and 100-Mbps Ethernet networks compliant with IEEE 802.3.
An external transceiver interface and transceiver function are required to complete the interface to the
media. The ENET supports 10/100-Mbps MII (18 pins altogether), 10/100-Mbps RMII (10 pins, including
serial management interface), for connection to an external Ethernet transceiver. All signals are compatible
with transceivers operating at a voltage of 3.3 V.
The following subsections describe the timing for MII and RMII modes.
Table 38. DDR2 Input AC Timing
ID
Description
Symbol
Min
Max
Unit
DDR20
Positive DQS latching edge to associated CK edge
tDQSCK
2
6
ns
DDR21
DQS to DQ input skew
tDQSQ
0.25 tCK
–0.85
0.25 tCK
–0.5
ns
DDR22
DQS to DQ input hold time
tQH
0.25 tCK
+0.75
0.25 tCK
+ 1
ns
EMI_CLK
EMI_CLKN
EMI_DQS
DDR21
DDR22
d0
DDR20
d1
d2
d3
EMI_DQ
EMI_DQSN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com