전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

IMX28CEC 데이터시트(PDF) 59 Page - Freescale Semiconductor, Inc

부품명 IMX28CEC
상세설명  Processors Data Sheet for Consumer Products
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

IMX28CEC 데이터시트(HTML) 59 Page - Freescale Semiconductor, Inc

Back Button IMX28CEC Datasheet HTML 55Page - Freescale Semiconductor, Inc IMX28CEC Datasheet HTML 56Page - Freescale Semiconductor, Inc IMX28CEC Datasheet HTML 57Page - Freescale Semiconductor, Inc IMX28CEC Datasheet HTML 58Page - Freescale Semiconductor, Inc IMX28CEC Datasheet HTML 59Page - Freescale Semiconductor, Inc IMX28CEC Datasheet HTML 60Page - Freescale Semiconductor, Inc IMX28CEC Datasheet HTML 61Page - Freescale Semiconductor, Inc IMX28CEC Datasheet HTML 62Page - Freescale Semiconductor, Inc IMX28CEC Datasheet HTML 63Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 70 page
background image
i.MX28 Applications Processors Data Sheet for Consumer Products, Rev. 1
Freescale Semiconductor
59
3.5.15
UART (UARTAPP and DebugUART) AC Timing
This section describes the UART module AC timing which is applicable to both UARTAPP and
DebugUART.
3.5.15.1
UART Transmit Timing
Figure 39 shows the UART transmit timing, showing only eight data bits and one stop bit. Table 63
describes the timing parameter (UA1) shown in the figure.
Figure 42. UART Transmit Timing Diagram
3.5.15.2
UART Receive Timing
Figure 43 shows the UART receive timing, showing only eight data bits and one stop bit. Table 64
describes the timing parameter (UA2) shown in the figure.
–
Figure 43. UART Receive Timing Diagram
Table 63. UART Transmit Timing Parameters
ID
Parameter
Symbol
Min.
Max.
Units
UA1
Transmit Bit Time
tTbit
1/Fbaud_rate
1 – T
ref_clk
2
1 F
baud_rate: Baud rate frequency. The maximum baud rate the UARTAPP can support is 3.25 Mbps. The maximum baud rate of
DebugUART is 115.2 kbps.
2 T
ref_clk: The period of UART reference clock ref_clk (which is APBX clock = 24 MHz).
1/Fbaud_rate + Tref_clk
—
Bit 1
Bit 2
Bit 0
Bit 4
Bit 5
Bit 6
Bit 7
TXD
(output)
Bit 3
Start
Bit
STOP
BIT
Next
Start
Bit
Possible
Parity
Bit
Par Bit
UA1
UA1
UA1
UA1
Bit 1
Bit 2
Bit 0
Bit 4
Bit 5
Bit 6
Bit 7
RXD
(input)
Bit 3
Start
Bit
STOP
BIT
Next
Start
Bit
Possible
Parity
Bit
Par Bit
UA2
UA2
UA2
UA2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com