| 전자부품 데이터시트 검색엔진 |
|
I.MX27 데이터시트(PDF) 76 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
I.MX27 데이터시트(HTML) 76 Page - Freescale Semiconductor, Inc |
|
76 / 152 page ![]() i.MX27 and i.MX27L Data Sheet, Rev. 1.7 76 Freescale Semiconductor Electrical Characteristics NOTE SDR SDRAM CLK parameters are being measured from the 50% point—that is, high is defined as 50% of signal value and low is defined as 50% of signal value. The timing parameters are similar to the ones used in SDRAM data sheets—that is, Table 38 indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency. Figure 39. SDRAM Refresh Timing Diagram SD13 Data setup time tDS 2.0 — ns SD14 Data hold time tDH 1.3 — ns Note: 1 SD11 and SD12 are determined by SDRAM controller register settings. Table 39. SDRAM Refresh Timing Parameters ID Parameter Symbol Min Max Unit SD1 SDRAM clock high-level width tCH 3.4 4.1 ns SD2 SDRAM clock low-level width tCL 3.4 4.1 ns Table 38. SDR SDRAM Write Timing Parameters (continued) ID Parameter Symbol Min Max Unit CS CAS WE RAS ADDR BA ROW/BA SD6 SD7 SD11 SD10 SD10 SDCLK SD1 SD2 SDCLK SD3 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |