| 전자부품 데이터시트 검색엔진 |
|
ADAU1373BCBZ-R7 데이터시트(PDF) 137 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADAU1373BCBZ-R7 데이터시트(HTML) 137 Page - Analog Devices |
|
137 / 296 page ![]() ADAU1373 Rev. 0 | Page 137 of 296 DPLLB_CTRL REGISTER Address: 0x2F, Reset: 0x00, Name: DPLLB_CTRL DPLLB Control Table 81. Bit Descriptions for DPLLB_CTRL Bits Bit Name Settings Description Reset Access [7:4] DPLLB_REF_SEL DPLLB Source Select. DPLLB clock divider settings from 1 to 1024 in 16 steps. 0x0 RW 0000 MCLK1 0001 Audio Interface A bit clock 0010 Audio Interface B bit clock 0011 Audio Interface C bit clock 0100 Audio Interface A Frame Clock 0101 Audio Interface B Frame Clock 0110 Audio Interface C Frame Clock 0111 GPIO1 1000 GPIO2 1001 GPIO3 1010 GPIO4 1011 MCLK2 1100 Reserved 1101 Reserved 1110 Reserved 1111 Reserved |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |