전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADP1874ARQZ-0.3-R7 데이터시트(PDF) 39 Page - Analog Devices

부품명 ADP1874ARQZ-0.3-R7
상세설명  Synchronous Buck Controller with Constant On-Time and Valley Current Mode
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADP1874ARQZ-0.3-R7 데이터시트(HTML) 39 Page - Analog Devices

Back Button ADP1874ARQZ-0.3-R7 Datasheet HTML 35Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 36Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 37Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 38Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 39Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 40Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 41Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 42Page - Analog Devices ADP1874ARQZ-0.3-R7 Datasheet HTML 43Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 44 page
background image
ADP1874/ADP1875
Rev. 0 | Page 39 of 44
DIFFERENTIAL SENSING
Because the ADP1874/ADP1875 operate in valley current-
mode control, a differential voltage reading is taken across the
drain and source of the lower-side MOSFET. The drain of the
lower-side MOSFET should be connected as close as possible to
the SW pin (Pin 15) of the IC. Likewise, the source should be
connected as close as possible to the PGND pin (Pin 13) of the
IC. When possible, both of these track lines should be narrow
and away from any other active device or voltage/current path.
LAYER 1: SENSE LINE FOR SW
(DRAIN OF LOWER MOSFET)
LAYER 1: SENSE LINE FOR PGND
(SOURCE OF LOWER MOSFET)
PGND
SW
Figure 96. Drain/Source Tracking Tapping of the Lower-Side MOSFET for CS
Amp Differential Sensing (Yellow Sense Line on Layer 2).
Differential sensing should also be employed between the
outermost output capacitor and the feedback resistor divider
(see Figure 93 and Figure 94). Connect the positive terminal of
the output capacitor to the top resistor (RT). Connect the negative
terminal of the output capacitor to the negative terminal of the
bottom resistor, which connects to the analog ground plane as
well. Both of these track lines, as previously mentioned, should
be narrow and away from any other active device or voltage/
current path.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com